### MICROPROCESSOR AND MICROCONTROLLER

### III BTECH II SEM

### **ELECTRICAL AND ELECTRONICS ENGINEERING**

**R20** 

(JNTUK)



VSM COLLEGE OF ENGINEERING RAMACHANDRAPURAM, ANDHRA PRADESH 533255



### JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY KAKINADA KAKINADA-533003, Andhra Pradesh, India DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

III V II SEMESTED	L	T	P	C
III Year – II SEMESTER	3	0	0	3
MICROPROCESSORS ANI	O MICROCONTROLLERS			

#### Preamble:

Microprocessor and Microcontroller have become important building blocks in digital electronics design. It is important for student to understand the architecture of a microprocessor and its interfacing with various modules. 8086 microprocessor architecture, programming, and interfacing is dealt in detail in this course. Interfacing, PIC, architecture, programming in C.

#### Course objectives:

- To understand the organization and architecture of Microprocessor
- To understand addressing modes to access memory
- · To understand 8051 micro controller architecture
- To understand the programming principles for 8086 and 8051
- · To understand the interfacing of Microprocessor with I/O as well as other devices
- To understand how to develop cyber physical systems

#### UNIT - I

#### Introduction to Microprocessor Architecture

Introduction and evolution of Microprocessors – Architecture of 8086 – Memory Organization of 8086 – Register Organization of 8086 – Introduction to 80286 - 80386 - 80486 and Pentium (brief description about architectural advancements only).

#### UNIT - II

#### Minimum and Maximum Mode Operations

Instruction sets of 8086 - Addressing modes - Assembler directives - General bus operation of 8086 - Minimum and Maximum mode operations of 8086 - 8086 Control signal interfacing - Read and write cycle timing diagrams.

#### UNIT - III

#### Microprocessors I/O interfacing

8255 PPI— Architecture of 8255-Modes of operation— Interfacing I/O devices to 8086 using 8255-Interfacing A to D converters— Interfacing D to A converters— Stepper motor interfacing—Static memory interfacing with 8086.

Architecture and interfacing of 8251 USART - Architecture and interfacing of DMA controller (8257).

#### UNIT - IV

#### 8051 Microcontroller

Overview of 8051 Microcontroller – Architecture– Memory Organization – Register set – I/O ports and Interrupts – Timers and Counters – Serial Communication – Interfacing of peripherals- Instruction set.

#### UNIT - V

#### PIC Architecture

Block diagram of basic PIC 18 micro controller – registers I/O ports – Programming in C for PIC: Data types - I/O programming - logical operations - data conversion.



## JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY KAKINADA KAKINADA-533003, Andhra Pradesh, India DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

#### Course Outcomes:

After the completion of the course the student should be able to:

- Know the concepts of the Microprocessor capability in general and explore the evaluation of microprocessors.
- Analyse the instruction sets addressing modes minimum and maximum modes operations of 8086 Microprocessors
- Analyse the Microcontroller and interfacing capability
- · Describe the architecture and interfacing of 8051 controller
- Know the concepts of PIC micro controller and its programming.


#### Text Books:

- Ray and Burchandi "Advanced Microprocessors and Interfacing" Tata McGraw-Hill 3<sup>rd</sup> edition - 2006.
- Kenneth J Ayala "The 8051 Microcontroller Architecture Programming and Applications" -Thomson Publishers - 2nd Edition.
- PIC Microcontroller and Embedded Systems using Assembly and C for PIC 18 -Muhammad Ali Mazidi - RolindD.Mckinay - Danny causey -Pearson Publisher 21st Impression.

#### Reference Books:

- 1. Microprocessors and Interfacing Douglas V Hall Mc-Graw Hill 2nd Edition.
- R.S. Kaler "A Text book of Microprocessors and Micro Controllers" I.K. International Publishing House Pvt. Ltd.
- Ajay V. Deshmukh "Microcontrollers Theory and Applications" Tata McGraw-Hill Companies –2005.
- 4. Ajit Pal "Microcontrollers Principles and Applications" PHI Learning Pvt Ltd 2011.

# UNIT 1. INTRODUCTION TO MICROPROCESSOR ARCHITECTURE



IC Stands for Integrated Circuit fabricated by Using active and passive SemiConductor materials.

Types of Ics

Initially Ics are two types


1. Linear Ics - It is Otalic in nature

2. Digital Ics > The Digital Ic is programmable in nature. Example of Digital Ic is Microprocessor Example of linear Ic is BC547 (Transistor)

Mero Introduction to Microprocessor

A Microprocessor is a programmable Semi conductor Single chep. It acts like a CPU. Microprocessor is fabricated by Using millions of gates includes resistors, Capacitors and transistors. It is the heart of the micro Computer

Block diagram of microprocessor:



# Important features of Microprocessor

- 1. Low Cost Because of Ic technology the Cost is dow
- 2. Low power Due to the Usage of Metal Oxide Semic. enductorités power is low 1990
- 3. Highly reliable Because of Semiconductor it takes less time for Switching wanil
- 4. High Speed Due to the technology microprocessor executes millions of instruction pa

Micro Introduction to Microsy Workings Generally microprocessor Carries digital data All functions of microprocessor are work together in Serlal Order addition proching to be probable at


) fetches the data from the memory, decodes the Digital data 4 types 1 Binary data 2 ASCII data 3. Signed number

4. Un Signednumb

Evolution of Microprocessor:

Parameter	Databits	Addressits	year of Introducing
1. IN4004	4 000	9	1971 "Den"
2. IN8080	. 8	16-11	1974
3. IN8085	8	116	1977
4. IN8086 father of Microprocessorf family	16	Zo	1978
Market Cold			

5 IN 80886	32 MA	् श्रंप	P1983/15 113(\$)
6. IN80386	32	496	1986.
7. IN80486. → System ON chip → with Coprocessor of IN80387alo with IN80386	64	4 gb (5MHz)	1989.
8. pentium	64 bits	65 49b (100MHz)	1993
9. pentium pro	69	64 9b (100MHZ)	1995
10. pentium II	64	6496 (450M (18Hz)	1997.
11. pentium III	64	649b (1GHz)	1998
12. pentium IV		649b (1.5GH2)	2000
Service To home	od bno ello	of Smill prins	1 10-10 Bus lister
Section of the section of	STANCE IN		
		to the same	ps Charage
			alanderi solf it



BIU-Bus interfacing unit holds and transfers the date EU-Execution Unit - data is decoded by execution unit

Es - Extra Segment

cs - Code Segment

55 - Stack Segment

ps - Data Segment

IP - Instruction pointer.

1. The instruction queue prefetch instruction to Speed up the Operation

It follows FIFO fashion.

## Operating trequencies. 8086 → 5 MHZ 'c'. 8086.(1) -> 10 MHz. (commacial) -> This are used in military purpose, Industrial purpose, and Commercial purpose -> 8086 is having additional clock generator - Initially microprocessor increases number of instruction per Second, because of Bus interfacing unit and. Execution Unit. This architecture is also called as pipe line architecture Bus Interfacing Units -Bus interfacing unit is an interface between User and the execution It responsibility is to transfer data -> Bus interfacing Unit Consists of two modules le Segment registers. 2. Instruction queue Segment registers are Used to hold temporary-Code and data. The Capacity of each Segment register's 64 KB. There are 4 Segment registers ss - Stack Segment Es- Extra Segment CS - Code Segment orbbo trolog pel barquest en 1 DS - Data Segment prio mi in to 8M' bono soil There are used to hold program code and

Each Segment register Specially designed with butber memory (4x64 = 256kb) for temporarly Code and data Instruction pointer is Used to addresses, the Stored instructions in Order.

Execution. Unet+

It is Used to execution of program code along with data

There are some important parts work together to perform AW Operations.

ALU.

Multiplication, division and also perform logical Operations and shift and rotate

The program code is executed by Using registers. 1.e Special purpose registers.

Que la purpose registers (AX, BX, CX, DX)


finally the execution result is a holded into a flag register

flag+ flag is a Status of result ice result of any program.

Flags are the 16 bit registers having 9 invidual flags to give a Status.

ાદ	14	13	12	11	10	9	8,	931	6	50	4	3	20	1 4	0/11
X	×	X	X	OF.	DF	IP	TF	SF	ZF	X	AF	XP	F	X	CF
	. ` `			1000			100	HEAL	** 1	1	1610				

Cf → carry flag Pf-parity flag. Status Flags AF -> Auxilary carry Flag. Zf -> Zeroflag SF -> Sign flag TF -> Trap or trace flag? If \_\_ Interrupt flag Control flags DF -> Directional flag OF -> Overflow flag. & Status flags DF Sets Value of 1 when the data shifts from Lett to right: otherwise it Sets o. If IF=1 interrupt is enable - enters to program. = 0 Otherwise TF -> Single Step flag -> observes each and every instruct If TF= 1 Single Step execution CAF, CF=1 Carry generates - Carry flag PF= Parity flag even parity, odd parity Af = If any bit is present after adding two 4 bit is known as Auxilary Carry Hag. Zf = Zerottag Digned flag - Signed - MSB is 1 Unsigned-MSB us o



- Segment registers hold the program code and data Each SR have 64 kb of memory part of IMB memory of 8086 to Speedup the Operation. SS-Stack . 9 Es-Eatea & String Operation
- > CS- holds Only program Code DS - Data.
- -> SP, BP used to increases the length of Operation located at top of the Stack.

SI, DZ, IP is Used to pointing Or add rewing instruct in Instruction queue and memory


-> &I, DI is Used for performing input Output Operation

# Memory Organisation of 8086

The memory Size of 8086 is IMB. It is divided in to two parts i.e 256 odd memory 512 kB of even memory. Each memory location Stores 8 hits data.

1 FØFFFH	TOTI OLUTE	5 8 bils data
64K EFFFH EOOOOH	ES.	end of Es Start of Es
64K CAFFFH.  BCOOOH	\$\$; h	end of ss
64k 7C4FFH 6C500H	DS	End of Ds.
300000 H	CS	End of cs.

AVE A COUNTY



In the above fig the IMB of memory is logically divided into 4 parts nothing but Segments
Each Segment Occupies 64kb of memory for temporarily holding program Code and data
To address a memory location within a Specific Segment you need to know Start of the Segment cs Starts with 30000H and ends with 3FFFFH DS Starts with 6 C500H and ends with 7C4FFH SS Starts with B C000H and ends with C4FFFH ES Starts with FE000H and ends with EFFFFH

The Start of the Segment address is Called as effective address or offset address

Calculation of physical address
8086 is having 20 bit physical address 80 it
Candirect Or Store 16 bit data anywhere in the
IMB memory.
The generation of 20 bit physical address Consist
of base address Or effective address

Base address: The starting and ending memory

location of the Segment registers is called base address.

OffSet address + Displacement of the Segment regist (addresses of a register in a Segment called off Set

address Examples

Ash A. Most

Segment	offSet
CS	T.P.
88	BP,SP
DS	SI, DI, DX
Es prin	SI, DI, Dx

Code Segment CS = 25004 and IP = 3140H

PA = Seg x 16 + off Set address

= 25000+3140


PA = 28140


Calculate physical address of 16 bit processor by having Stack Segment 3FFF and base pointer is 1200.

non Hobbind - High attacks as

PA = Stack Segment X 16 + Off Set address

31110





- AD16/83 to AD19/86 These Signals are Output and time multiplexed. The during first clock Cycle ALE Contains addresses lines seperates from the Status lines.
- of so bit physical address.

F	S <sub>3</sub> .	Sy	Segment register	it shom aik!
	0	0 (	Extra Segment	
	0	0	35 - Stack Segment cs - CodeSegment	( a chue le un
		( <b>3</b> 5)	DS - Data Segment	mo(n) sier

- Interrupt execution pointer
- -> AD 19/56 No Operation
- NMI-Non maskable interrupt & inputs to

  INTR Interrupt request Microprocessor

  NMI, INTR are interrupt Signals
- -> clock + To Synchronise microprocessor Operation.

  -> BHE 157 (Bus high enable) Esternal 5MHz frequency-8086
  15MHz 15MHz
- HE ST (Bus high enable) Change MHZ hequency 80 15 MHZ hequency 822 St is an Output and time multiplexed Signals. Puring first clock Cycle BHE is Seperated during 2nd clock Cycle ST is Set as high BHE Seperates address bits and data bits
- -MN/Mx (pint33)

when it is in MN mode it performs internal Operation

MN -> Single processor Operation

MX -> Multiprocessor Operation

8087 is the Coprocessor to 8086: when 8086 is in Maximum (MX) mode the 8087 gets linked with 8086. RO (pin+32) for Read Operation (fetches the data from i/p) Min mode Signals INTA (Interrupt Acknowledgement) (active low Signal) ALE (Addresses latch enable) (Splace) pina6- (Data enable) DEN Active low Signal - whon the input is Zero If data is present the Signal is high. This Signal is Used to active the data for transmission pinal DT R ( It is multiplex data transmitter and reciever It is like pin 33. DT/R - 1. tronsmitter DT/R=0 recieves pinas M To M - Memory 10 - Input output If the Signal is o it fetches the instruction from to If the Signal is 1 it fetches the instruction from memory

Memory Input device Output device. It Selects memory or 10 operation don't salt provide winds

WR (Write)

This Signal is Used to indicate the Value of data? to Write Or read after Completion of program

PIN+13 (HLDA), (HOLD)

Hold Acknowledgement - HLDA

Those au Supporting devices.

ALE is connected with BHE

Latches acts as a buffer (ilp is equal to O/p)

In flip flop (Olp will change)

This Signals are used to indicate the Status of instructor queue during the clock. Cycle:

The thing the month thought the

## Maximum mode Operation

GND	- Vcc	
ADI4	40 ADIS OF	11-81-119
ADIS =	74.	
ADIZ C		alah ladi
ADIIC	7	
HUIT		63 32 mil
ADIOL		- 1 y 11
AD9 =	& ROBE SEE MINIME	0 20 919
ADIC	72 80	
AD6		Burau.
ADSL		20 (10 (10 (10 (10 (10 (10 (10 (10 (10 (1
ADI		
AD3 C	15 26 52	*
POIL	10	
. Anil	15	mumiye,
A DOL	16 7 (26M ) - 25 ED QS1	
NMIL	1) 10 V ( ) 10 V 24 - 950 , 1	10.72
INTR	18 TEST	3
, CLEL	19 READY	- May
GND	20 21 PESET	lerda 1
		stall on

to mortely most with a brisk is direction

	/~V~
$\sim$	

98,	950	Operation !
0	0	No Operation. first byte of an op code from the queue
(Tr. 194)	FS of	Subset byte from the que

There are called Status Synals to generall bus timing and Control Synals

1	Se	5	88	Status
1	0	Ò	0	Interrupt Actinocaledgement
	0	0	1	Read To port
1	Ò	$J_{\mu_{\mu}} +$	0	Right and write 1/0 port
Ų4	0	1 2	la ct	Halt
	- 1	O	0	Code Access
	1	O	1	Read No memory
1 4	in the	141 101	0	Write memory 2 12 1
			1	Inactive

## LOCK

It is an Output Signal ractivated by Lock prefix instruction given by 8086.

R9 (GTO, R9 (GT)


Bus request / Bus grant

General bus Operation of 8086


2086 have struces in Addresses bus, Databus and Control bus.

Initially the 8086 always Supports multiplexed addresses and data Signal for read and With Operation. But pheripheral devices not necessary

to carry multiplex addresses and data always so the addresses and data signal are demultipleted by using latches and transcreciever



Interfacing of 8086 with latches and transcrecievers





# Example + Timing diagram of Minimum mode 8086


To Synchronise 8086 Operation (Min and Max mode) with Outside devices the processor having 5MHz of clock in frequency. The whole freq is divided into 5 cycly cathedrining cycles ine T, T2 T3, Tw, T4.

Tw = wait State.

In five clock Cycles the first clock Cycle Seperates the addresses and remaining for the data and Status Signals.







Addressing modes of 8086.
Every instruction of a program has to operate on a dotal. The method of specifilized A. A. do be 100.
Checiliting days to be post
by an instruction Called addressing mode.
mere are 12 addressing modes. Can be dowified
a co a champe
Register addressing
Ummediate coldressing for groups
Direct addressing
9 Register indirect addressing & groupes
Dased addressing
6) Indexed addressing.
8) String addressing
9) Direct Plant
19) Direct I/o port addressing of group+3  10) Indirect I/o port addressing of group+3  11) Rolo bine - 11
i) Relative addressing
(12) Implied addressing modes - group+4
D. Register addressing
In this mode the data is specified in a register,
the Specified data is moving between register to
registee
Example+ MOV AX, BX
PND PX1BX
ADD AX, BX

2) Immediate addressing moder

In this the 8 bit or 16 bit data is Specified as part of the instruction

Ext MOV AX 10015

3) Direct addressing mode-

In Direct addressing mode the 16 bit or 8 bit will be specified in the instruction with effective address.

MOV AL, [0010] H MOV AL, [08] H

4) Register indirect addressing moder

In register indirect addressing mode the name of the register holds effective addresses will be Specified in the instruction

Ext MOUAX, (SI)H MOVALI (DH)H

5) Base Addressing modet

Hooth Instruction Specifies data in base registers (BX, BP) that is moved to another register

. Mov SI, BP

LEA DXIBX

MOV BX, AC.

Index Addressing moder


The data is Operated between index register to another register.

Egg To the 1 to 100


Exampler Mov 51, 3,P. LEA DX 131 MOV (DI), AL Base Index Addressing modi: In this addressing mode the instruction specifies Operand in base and index register to another register MOV AX, BX+52 String addressing moder In this addressing mode the Operand is specified in op Code directly Ext MOUSB MOVSW REP. CMP Direct Input Output port addressing mode or fixed 1. Input addressing mode 2 Output port addressing mode. In this addressing mode instruction specifies the address and the port number For Input IN AL, 40H Out POFOH, AX.

Indirect 1/0 port addrewing mode (Variable 1/0) In this addressing mode port is available in register DX before executing Input output operations IN AL, [DX] out DX, AX Relative addressing mode In this addressing mode the instruction Specifies Operand in Source register with Constant displacement to another register. Example+ LEA DX, [51] 08H Implied addressing moder In this addressing mode instruction is predefined EXI MUL BX, AAA, DAA, AAM In this mode the register are Used for Specifying Operands but this registers are predefined.

#### Minimum mode configuration of 8086 ← GND C 39 ADIV A16153 38 ADIS A17/54 37 A181 S5 36 A19/56. BHE 157 ADIIS ADIO AD9 S RD 8086 AD8 HOLD ADTE 30 CPU 10 ADG .1) 28 ADG INTEL 27 12 A DY 26 > DEN > ALE 25 24 INTA 15 APIC 23 -TEST APOS NMI-22 READY 18 INTR. CLK-21 GND' Interfacing Of 8086 (Min mode) crystal Resel 5M 412 MITO CLK. 74L5244 RES RD Ready clock generator WR Reset 8284 GND RDY 8086 15MH2 CPU' Wait State ALE generator 8282 AB-ADS >BHE Catch 31B (3) 08 BHES DTR PIR \$16-bit MN/MX DEI data Transfective bas (D0-D12) 15 V



# Maximum mode Configuration of 8086



# Control Signal Interfacing of 8086

The 8086 is a 40pin microprocessor having 40 available Pins to interface external world easily

The Gopin Signals divided into Various groups based On their function One of the Signal group is Called

Control & ignals.

MN/Mx: It is a input Signal to 8086 It performe Bingle mode of Operation in minimum mode If the Signal is bet by 1 it is in min mode. It performs multiple mode of Operation in max mode If the Signal is Set by oit is in max made

BHETSI- It is an Output Signal. If it is Set of it shows availability of buses, if it is I' inactive.

DED: It is a Output Signal. This Signal is Used for Data transmitting and recieving

INTRIPE is a input Signal It is active high when it is logic 1 it interrupts the Signal.

Kelocker It is an input Signal It is Used for the Synchronisation of data

NMI: It is an input Signal when it is logic !

it interrupts the signal

INTA: It is an Output Signal. It is Used for interupt Acknowledgement Active low Signal.

HOLD: It is an input Signal. It will hold the information HLDA+ Holding information is given.

DT/R: It Controls the data duection. Operation

ALE+ It is Used to first Seperate the Address Signal, and data Signals.

R9/GT, : Request and grant Signals

Advanced microprocessor 80286

sozso is advanced Version of 8086 microprocessor and is designed for <u>multitues</u> and <u>multitasting</u>. It has memory management Unit [16 mega bytes physical memory and IGB Virtual memory]

It has two modes of memory Operation
i.e.) Real mode
3 protected mode

It is see designed by see Soc technology (Systems 80386 It is an enhanced Version of 80286 and also include MMU is enhanced to provide memory page It also includes si bit enhanced registers! and 32 bit addresses and data buses. The memory Size is 4 gigabytes. The register Setup 80386 Contains extended (32 bit) Versions of registers like. EAX, EBX, ECX, EDX. EBP, ESP EDI ESI FIP EFlago 80386 increases the accessing time and reducing the opeed of memory 80986 It is an improved Version of 80386 that Contains! 8k bytes of Catchmemory and 80387 Arithmetic coprocessor, it executes many instructions in One clocking period. .80486 executes a few new instructions that Controls the internal Catchememory A new feature found in 80486 is UBIS. (Built in Self Test) In 80486 additional text registers are added to allow the Catchememory to be tested. 1) Catche register, 2) Cache States 3) Cache Control

Co of K

Pentium is a family of 32 and 64 bit microprocessor chip from intel.

Heresent pentium chips are widely Used cous in the roorld for general purpose Computing.


The first pentium chip was introduced in 1993 as the Successor to the 80486.

It uses 64 bit internal bus with 49b memory It is the 4th generation microprocessor.

UNIT 3- MICROPROCESSOR I/O INTERFACING

# Unit + III Interfacing of 8086

Parallel peripheral Interface 8255
8255 is input Output interfacing device or PPI
It acts as a mediator between cro to external world



## Features of 8255

- ). It is a 40pin device.
- 2) It Contains four posts A, B, c upper post c lower porta PAT-PAO


4.

8


3. In this posts one past acts as a Control post i.e porte pcz-pco and Pcz-Pcy 4. The 24 I/o lines divided into two groups i e GroupA and GroupB GroupA Controls the 12. I/o Signals i.e 8 lines of group A and 4 lines of Group A port c upper Similarly Groups also Controls the 121/0 Signal 8255 Operating On two modes i e BSR (Bit Set/Reset mode) Ilo mode Plo mode have again 3 modes moder moder modez modeo Calledas Simple I/o mode. moder Called as Hand Shaking made moder Called as Bidirectional mode. parameter portA portB porte Control logic. the Lagrice wall - iteriors, in the place of it mon i while problems la promissi

# rin diagram of 8255 PAZ PAIL PAOC RD4-Cs --GND A1 -PCIC PCG Par PC2 < PC3 PB, Pin number Do -D7 (27-34) Vcc (26) GND(7) Ao, A1(8,9) RD (5) WR (36) Cs RESET PA7-PAG(3 PBO-PB7 (


PAS	to PAq
PAZ	39 PAS
PAIC 3	BB PAG
and the second s	36 ENR ZENTA GOUCIA
Cs 6	35 Reset
4 ND	34 -> Dn.
A1 - 6 A0 - 19 8 255	B) PI
or And I do I have the	$S1 \longleftrightarrow D_2$ . $S1 \longleftrightarrow D_3$
PC6	30 - Dy.
Pese 112	29 C > D5
P C > 14	$\begin{array}{c} 10 \\ \leftarrow 106. \\ 27 \\ \rightarrow 106. \end{array}$
$PC_{C}$	26 K Vcc.
PC ( 1)	PB7 $PB6$
PBO 18	PBG PBG PBG
PB (	PB4 PB3.
Pin number	
	Description
Do -D7 (27-34)	Bidirectional data lines
Vcc (26)	Vec +TUS 1 Cd
	Vcc +5V Supply (Input)
GND()	It is a Output pin. DL
	to mean to
Po, A1(8,9)	to measure the Signal.
	Post Selection.
RD(5)	Read, It is an input Signal to 8255
	reda, It wan input Signal
120 (20)	
12 (36)	Write
Cs	Chip Selection. The Signal is
	Coming from the decorder
A-1	O le decorde
RESET	Reinitialising the data.
PA7-PA4 (37-40)	Bidirectional 8 2/0 lines
PBO-PB7 (18-25)	8 Bidirectional 2/0 line 8 porte 2/0 lines
PCO-PC7 (10-17)	8 porte 1/0/ine
se contra como a la Caracter de Contra Contr	




The micro processor of 8086 generates data from sRAY to a monitor through parts of 4th line.



control Register CR=08H I/o mode



Calculate the Control mode register of 8255 when portA Handshaking acts as an input in model and port B Output in modeo and porte is input



De-Input porte lower

DI-Input port B


Dz-mode


D3 - porte apper (Output)

Dy-porta Output


D6, D5 = Undefined.

D7 - 2/0





8255 moder Configuration
www.Jntufastupdates.com Scani




This Signal is generated by external I/o devices, indicated the availability of data

IBFA
Input buffer full. This Signal Shows that the buffer is

INTRA
Interrupt request Signal.

## Model Output Configuration.




Formatt of Status word for model Output Operation.


# Modeta Configuration


In this mode bidirectional data transfer by Using port A that means transmitted and recieved.


Here porta can be Used for data thansfering and 5 bits of porta Used for hand Shaking.





Input Output interfacing of 8255 with 8086















pindiagram of 8257	to the O'l many the territory	
trom-se		
IOR 1	40 AT	
100 2	39 A6	
MEMR 3	38-A5-	
MEMO) C	37 A4	
HARKS	36 Tc	
READY 6	35 A3	
HLDA 7	34 A2	
AEN 9 8257	33 A1 32 A0	
HR9 10	31 Vcc	
CS 11	30 D6	
ccc 12	29 Di	
RESET 13 DACK2 14	26 D <sub>2</sub>	
PACES 15	26 D4	
DR93 16	25 DACKO	
DRO	24 DACK 1 23 D5 9 11 14 1 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11	
DR91 18	22 DG	
DR90 20	21 07	
825) Supports 3 types 1 Single bit transfer	of data transfer i e	
2. Double bit transfer		
3. Demand bit transfer.	the total child	
The state of the s		
Man Controlled us Cuse	ed to provide an interfacing	
temory to 1/6. It also	Supports 1/2 to 1/2	
DMA is Self program	mable Ic	
The 8257 have diffe	event functional blocks named	
1. Dota L 1 no	oreite transcription	
l'Data bus buffer		
a Read and write logic		
Gentrol logic Moderet register  4. Addresses register  5. Priority resolver		
Addresses register	St. Aller	
Mority resolves		

Do-Dr bidirectional data Used for Read and write operation ble Memory to Ilo and Ilo memory. I/o Read, I/o Write Memory Write Memory Read perform Read and write operations b/w Memory Acon to I/o CLK Signal is Vulsed to Synchronises the DMA Operation. DMA Operates in 3 modes 1. Ideal state 2. KMA Stale 1. Ideal mode - DMA is not performed 2. Slave mode -> It is taking Conditions from mic reprocess 3. Master mode -> DMA Controller takes the decision RESET reintialises the Condition to a Ao, A, Az, As address Signal. These address Signals are used to Select channels for. data Transfer A3 Aa channel CH-0 address register CH-o Control regista. O CH-l'addrew register CH-1 Control regista-0. CH-2 address regista. 0 CH-2 ocadres registo 0 0 CH-3, address register CH-3 Control register control status register.


Memory is Connected to Ay, Ar, A6, A7 Ready Signal will provide information about whole: the DMA Controller is ready to Sond the Signal. Addresstrope ADSTB This Dutput from 8257 Used to latch 8 bit data from 1/0 to memory device. Memory read Memory Write Memory read Used to read the data from Ilo to Memory HRQ (Hold Request) TC - Terminal Count MARK-It is a pointer decides the Starting and ending of data DRGO Registers of 8257 There are 2 registers Supported by 8257 Controller in Control Word register 2) Status word register Control Word Register B5 B4 B3 B2 B1 B0 EAL ETCS EEW ERP ECH3 ECH2 ECH1 ECHO FORMAT OF CUR ordisablin Be-B3 Bito to Bit3 Used for enabling, the channels. Bit-4 (ERP) tor strong to w Enable Rotating priority

If the bit is a fixed priority if itis I automatic prior EEW-Enable extended write ETCS - Enable Terminal Count Stop EAC - Enable Auto load. If the bit is 1 it performs repeated Operation status word Kegister By BG B3 TO TCI TC3. 0 updatiflag FORMATOF SWK Bo-B3-These 4 bits are Used to indicate Status of terminal Count of Corresponding channel By - Update flag 0 - Reset 1 - Auto reload. Programmable Interrupt Controller 8259 8259 is an interrupt Controller Used to Call Or divert or Switch Microprocessor to User applicable PIc generales hardware Software interrupt Conto Signals for Subroutine programy Without Interrupt Controller the buses willn't Shares brus Signals for multi tasking.

Interrupt is nothing but a task driver to executes multiple tasks in Sequence Thu au atypes of interrupts namely hardwase interrupts and Software interrupt hardware interrupts. i) Maskable : It diverts uprocessor for Subprogram a) Normaskable execution permanently 2) Non maskabler for a time it executes the Sub program and Continue the main program. Software interrupts The are total 256 Software interrupts associated with 256 kbffff 256 KB. 256 LB Interrupt API - Application 256 Specified Interrupt 256 (AP Segmen 0000 Int255 Reserved interrupts p 256 kB over How Pnty Break pointer Pots Trace interrupt Intz divide by zero.



8259 Can be divided into 8 functional blocks. Bidirectional data buffer. Read and Write logic: It controls the data transfer. AO : It is an input Signal to 8259 to enable the address Signal chip Selection. cascaded buffer of Composator+ This block provides interfacing b/w. One 8259 to another 8259 (or) master 8259 to Slave 8259 to expand the interrupts Control logic block+ Controls the timing and activities of other blocks IRR Interrupt request register. This block accepts & interrupts from external devices. PRI Priority resolver It determines the priorities of active interrupt and decides which interrupt should be Service and when. There are different priority Schemes which Can be Selected by Software 1. tixed priority IRO-IR7 2. ISR - Service register.



2) Specific rotation mode:
In the mode the priority is assigned to lowest priority
In the mode the priority is assigned to lowest priority
and then its interrupts takes in Cyclic manner.

#### **UNIT 4-8051 MICROCONTROLLER**

### the en United states and which

### MicroControllers 8051

Introduction of 8051 micro controller

Micro Controller Micro Controller is a Single purpose programmalle Semiconductor Ic. It includes microprocessor IO ports, timey counters, interrupts, memory fabricated into a Single chip.

It is happened because of VCSI technology.

(Very large Scale Integration technology)

Micro Controllers are available from 4 bit to 32 bit

Ext 8051 - 8 bit micro Controller

PIC - 16 bit micro Controller etc

Important feature of micro Controlla (805)

) clock Speed is 11.059 MHz to 20 MHz

2. It is having two general purpose segisters name A&B

A - Accumulator register

B-Base register

and also have Special registers They are

Ro, Ri Rz Rz Ry Rs RG RZ

The father of micro Controlles is 8011 Dr 8031

It holds 8 bit CPU (8085)

It has 8 bit Stack pointer, 18 bit data pointer

It Supports two 16 bit times (To and T).

It has 4 To posts They as

Porto

port |

Porta


post 3

It also includes power Controller register or of It has two external interrupts. They are

DNMI

ii) INTR three internal interrupts They are

- ) I call long call (It permanently stop the program)
- 2) Scall short call
- 3) return
- 128 bytes of internal RAM
  4 KB of internal ROM
- 12) It has 8-bit program Status bar.
  It is Operated in full duplex mode
  i.e All posts are bidirectional mode
  It has 8 bit data lines and 6 Address lines



- >8051 is the hardward architecture means seperated memory for program code and data.
- > In this cours nothing but microprocessor. It holds the instructions.

Interrupt Control+

- It is used for the execution of the program.
- Apart of 8259 is inbuilt in 8051 microper Controller
- -> Timers and Counters are Used to Speed up the Operation or to Synchronise the Operation
  - Here the timers are 16 bit timers.
  - -> Again the timers are divided into lower and upper.

Special function registers

Her registers are Used to hold the data temporarily and directs the data from Various Location to the buses.

Bruses are 3 types

- 1. Addressbus
- 2. Dota bus
- 3. Control bus.


Bus is an interfacing channel to transfer the data Here the Communication is Social and hence it is full duplex.

The 8051 Supports 10 registers

A, B, Ro-R7

A+, Accumulator

B - Base



Here I/o ports are 4 ports

- 1) Porto Po.o Po.7.
- 2) Port 1 P1.0 P17
  - 3) Porta Pa.o -P2.7
  - 4) Port3 P3 0 P37.

Each port is 8 bit bidirectional port.


Pindiagram of 8051


	the Property of the second
PI.0 - 2  PI.1 - 3  PI.2 - 4  PI.3 - 4  PI.3 - 6  PI.5 - 6  PI.6 - 7  PI.7 - 8  RESET 9  (RXD) P3.0 11  (TXD) P3.1 12  (TXD) P3.1 12  (TXD) P3.2 13  TO P3.4 19  T1 P3.5 - 15  DR P3.6 - 16	31 EA VPP 30 ALE [PROG 29 PSEN 28 P2.7 (A15) 27 P2.6 (A14) 26 P2.5 (A13) 25 P2.4 (A12)
T1 P3.5 - 15	26 - P2.5 (A13)
The Control of the Co	

8051 is available in 40 pin dualinhene package. Each port is 8 bit poet

Pin 1 to Ping. P1.0 to P1.7 (bidirectional portisign

These 8 lines are Used by port 1 of 1/0 purposes Ping + Reset - Reinitialisation of micro Controller - (Input) Input to 8051 Pinlot 11, 12, 13, 14, 15, 16, 17 - P3.0-P3.7. These are multiplexed I/o with Special functions Used by port 3 of 8051 Pinlot RXD - Recieves. Gerial Communication Pin 11+ TXD - Transmitter. Pinia: INTO, These both are Estunal Interrupter given by the User. These two timers are Used to Set the time and also to increase the Speed. Pin 16,17 RD, WR (Reading and Writing data) XTALIPINIS. Crystal Oscillator (Quartz) Pinzo+ Ground. Pinalias Porta P20-P27. This post is Used Only for addresses purposes the docka Pin29 PSENI (Program Strobe enable) This pin is Used to enable external program Pinso ALE (Address Latch enable) To Seperate address. Signal with the data. Pinsi (A/VPP) EA=0 Enable-EA This Signal is Used to Select the Ros Addresses EA=1 (ROM EPROM)





Drivert It is a programmable driver interface au used to provide interface b/w user to the System

Modelling Structures

1) Hardward - Micro Controller.

2) Wannewan

The Capacitor by passes the extra current to the ground. It acts as a protector.

The Oscillator Op is always Sine wow

PCON - Power Controller - To Stabilize different Voltage sating.

SCON- Serial Controller Used to Control Serial dots

TMOD, TCON, TZCON are timer Controllers.

for timing and Counting purposes

LE-latch Enable

differences between microprocessor and micro Controller

#### Micro processor

Micro Controller

Microprocessor is a programmable Semi Conductor device Controls a dotaflow from input devices to output though CPU [Microprocessor] by fetching, decoding and executing the data from memory. 2) Executed results us

Shown by flags in 8086

- Micro Controller is a programmable Semi conduct Controller De executes. fetched data in a memory and Send Output to external devices Ase's dienary
  - **"一种"。**在扩 2) The executed result is Shown by PSW in 8051


- is having IMB of memory
- 4) The microprocessor is having 5MHzof clock frequency
- 5) Seperated Legister
  for program.
  AXBX, CX, DX, SI, DI,
  SP, BP, IP, ES, DS,
  SS, CS, flags
- 6) Micro processor is a Single chip it is having humber of instructions
- 6) It a general purpose device

- g) 8051 is having 128 that RAM and 4 kb of ROM
- having = 12 MHz of clock
  - Dn 8051 register au
    - 6) Microcontroller is a Single. Chip having no of inbuilted phaeripheral device
      - It is a Special pupor device.


Register Set of 805)


Register is a Space Used to Store the data temporarily. There are two types of register Set in 8051

- Deneral purpose registers
- 2) Special purpose register.
- General purpose register this also Called register banks. The Size of purpose memory locations of internal RAM register





DPL	88.	Data pointer lower !
DPH	83	Data pointer highers
ΤE	18	Interrupt enable conti
	BB	Interrupt priority Conty
IP Interrupt Enable after System resel Generally 80518 SCALL (Shortcal LCALL (long cat ACALL (Absolute RETI (Return I Po (Ports) Pa (Ports) Pa (Ports)	controls for power of power of the call)  1) - Permonte call)  1 - Permonte call)	Porto






Bit addressable Section Used for read and Write Harough QOH-TEH for read and write without disturbing remaining bits This bits are available for user purpose 30H-7FH memory holds Special function register for read and write Operation Program Memory Pin+31 EA/VPP (External Access) If EA=1 (It Sclects internal ROM) External RAM 64 kbyte of external data memory. Here the 64 kilobytes of memory Used for Variable external data purpose: The range is a000, - FFFF This memory can be accessed through instruction Moux and DPTR. Ploports of 8051 There are 4 Plo ports in 8051 porto, port1, port2, port3. porto is a bidirectional Plo port Used for input Output Operations and also holds addresses and. datalines . was There are 8 addresses and datalines (Po.o-Po.7)







Timers and Country
\$ 8051 has is Used for multipurpose programming So the 8051 is require timers and Counter
the 8051 is require timers and counter
Timert " And Market Mar
Timer is used to Set internal clock period to an
Operation
Counter is used to Set number of external counts
given by the external clock
8051 has & two 16 bit timers namely
1. Timero TLO-sbit THO-sbit
2. Timer 1
TL, THI (8bit) (8bit)
Operation.
Operation.
Timer Controller shower and part in 1 .7
Por o i line Pair wesing
D7 D6 D5 D4 D3 D2 D1 P0
Dη D6 D5 D4 D3 D2 D1 P0  TF, TR, TFO TRO IE, IT, 1Εο, ΙΤο.
>Toon is reserved for Controlling timer bits and times
flags.
In the format Lower Nibble Controls timer interrupts
(level trigger and edge trigger interrupts of 0 and 1.  Do-ITo-external interrupt of If Do-1 edge trigger  DI-IEO external interrupt of If Do-0 level trigger  DI-EO external interrupted on the property of the detected
Do- 1To-external interrupt of If Do=1 edge trigger
D2-PT external interruptedge flag _ D1=1 flag detected
Di-Ito-external interrupt of If Do=1 edge trigger  Di-Ito-external interrupt edge flag Di=1 flag detected  Di=0 flag disabled  Di=1 edge  Di=1 flag detected  Di=1 edge  Di=1 edge  Di=1 flag detected  Di=1 edge  Di=1 e
D3 =0 flag disabled.

TMOD

Da	De	Ds	Dy	Da	D2	DI	Do	Ť
Gati	clŦ	M,	Мо	Gate	C/F	Mi	Mo	
-	-	neri —		-	—Tim			1

Mi	Мо	Mode	Description
0	0	0	Timer/ counter (13-bit)
0	اير آ	A . 1	16-bit timer/counter
1	0	2	8-bit autoreload timer counter
1	1.2°   1.00	3	Two Seperate 8-bit Counter
		4	for timer-o Timer Stops

ing to 18 and to

TCON

Dy-TRo-Timer Run in Timero Run.

If. Dy=1 Timer Run enable Dy=0 · Timer Run disable.

D5-Tfo-Timer o Overflow

If D5= + Time Over flow enable D5=0 Time Over flow disorble.

D6-TR1-Time 1 Run

de PG = 1 enables de de la constante de la con

D6=0 disable. Dy-Trp-Timer.10verflow

D7=1 enable

D7 =0 disable,

Burrain houst

TMOD

Mo and MI are mode Selection bits

C/F = counter/Times

Low Coxternal Opera

1/T= 1/0 = Tounter (external Operation)
0/0 = 0/1 = Timer (for internal Operation)

Gater It will acts as an interface gate. The gate will be Open when the Operation is done,

Modes of Jimers

There are 4 modes in Timers and Counters ie) mode D (13-bit)

- 2) mode 1 (16-bit)
- 3) moder (8-bit autoreload)
- 4) modes (Seperate 8-bit)


Mode 0:




Mode 1-

Ilppulse TLX
8-bit
Counter Counter Counter

Modern drawback = Overflow



There are actually 6-interrupts in 8051 (included reset) 1. RESETT St reintialises the entire program Setup. There Interlinked to the all the Segments of Controller. There are 2 Timer interrupts to leaster aldens 2 Timer-0 3. Timer-1 " There are a External interrupts 4. INT-0 and Interrupt 5. 2NT-1 Serial port interrupt 8051 Supports Serial and parallel Communication. but in 8086 - Serial Communication with the help of 8255 - parallel Communication UART-Data transmission (At present) Universal Asynchronous Reciever and Transmitte - 10 bitstream - 8 bit Stream - Start Jan 19 do enable or disable interrupts in 8051 a special functions registers of IE and Ip is Used PE- Interupt enable Ip - Interrupt priority.



PXI = Priority External Interrupt 1 1- enable o-disable. PTI - Priority Time 1 Overflow PS - Priority Serial port PT2 - Priority: External Times Overflow Not Used in 8051. Serial Communication of 8051 For Serial Communication Of 8051 Supports 3 Special function registers 1) SBUF 2) SCON 3) PCON. & BUF (Serial buffer) It is a Simple & bit register used to transmitte and recieve data. It acts as an Accumulator. & con: (Serial Controller) D. Di Do D7 D6 D5 D4 D3 SMO SMI SM2 REN TB8 RB8 TP RI Do-RI - Reciever. DI - TI - Transmitter Do-1-Reciever mode enable. 0- disable DI-I-Transmitter enable 0 - disable. RB-8-Recieves bit 8 T88- Transmitter bit 8

Dy-REN-Return. D5-5M2-Serial Modes (MultiControllers On a came board) 8M1 - Seid Model SMo-Serial Modeo. SMI SMO Mode Description - Serial Modeo shift operation 8-bit UART - Model gbit UART 0 - Mode2 q-bit UART with program - Modes able baudeate lopeed of data PCON. (Power Controller DG Dy D5 DL 8 Mod Do-IDL - Ideal -1 Running-0 D, -PD- Power down mode-This bit is Bet 18051 enter to power down! Otherwise it is Set to o D2 - GFO. General pur pose Hago ) D3-GF1-General pur pour flag! Gliser pur D5, D4, D6 (Undefined) D7-Serial mode (SMOD) D7-D7-0-parallel promode

## **UNIT 5- PIC ARCHITECTURE**

1/3/20	Unitto.	
14312 1	PIC Micro Controlles	•
Pro- peripheral	Interface Controller.	· · · · · · · · · · · · · · · · · · ·
It is advanced	mucio conciolie Than.	805/3
Applied	Micro Controller	yvaaj-129 A
8051	PIC	ARM. (Advanced Risk
RAM, ROM,	EEPROM, FLASH	Machines)
EPROM	ICO IVI	UVROM
	UVROMS (8bit)	(128 bit)
1) Profis an advo	nced 8 bit micro Cont	plles given by
Microchip techn	ology Corporation in	1989
2) P2c Combines	a Small amount of	- data RAM 192
GIRCHIP ROM +	teco Ila parts and Or	e times on a
Trop Chis	hat accounted hids of	Short nother 90
Motorola -6	ajor 8-bit micro Con 811 (US)	potraki sak
2) INTEL - 80	GRASS CONTRA	Mishing T. EDROK
9 XILOG -Z8	- (china)	he principle wise 96
7 MINIEL AUR	- (US)	1030 balledal.
MICRO CHIPS.	-PDc. (US)	1900 12 to 1800
There are 6 differe	ent generations of 8 bit	Pro introduced
od wrcko CHIB	Over the last few ye	ans more aloud
8086 jus not 1	having boinbuilt pl	neripherali M
	iss opening port, e.e.	And company of the fa

1	and all the point of	
DPIC-12 XXX	· 8pin	12 bit instruction for
PIC-KIXXX	.28pin.	12 bit instruction for
3) PIC-16 CEX	18,-28 pln.	12 bit
4) PIC-16CXX	28-40 pin	14 bit
5) PIC-ITXXX	8 -40pin	16 bit
6) PTC-18XXX	18-80 pin aces	16 bit 68, MAS


PIC 18 is advanced 8 bit micro Controller Comprises 2 Lbyte of RAM and 2MB ROM USART (Universal Synchronous Recional Mansmitter Asynchronous) watched dog timer I Chintegrated Circuit, SPI (Serial peripheral Interface) CAN (Computer Aided network), pulse width modulation, LPO (Lower power Operation mode) 4-8 bit timers, 1-Serial port, ADC (Analog-Digital Onverter Analog Comparator, Flash memory, EPROM, EEPROM, SRAM

- PIcus having inbuilted ADC but 805 i us not having
- 2) SPI, I<sup>2</sup>c, ADC au buses reading and writing datate from moster to Slave. (buses for Communication).
- 3) Micro processor is inbuilted in 8051 as it holds on
- 9) Microprocessor is known as master as it holds the instructions.
- 5) Slaves au 8255, Serial poet, RAM, ROM, Timaete in 8051

6) SPI interfaces the data and transfers the data in Seelal (bit by bit transmission) 7) 12 is a true bidirectional interfacing device (Said) (8) CAN is used to control the master devices of the System. 9) Watchdog times is a hard war times in that timer the timer module is designed by n Counter (ctrl+Alt+del) the Signalus going to connect watch dog times This times is Used to Solve the hang up condition of the device 9) USART - Synchronous and Asynchronous Communication 10) flash memory is used to protect the program Code .. This protected memory is known Catch memor 1) It is hardward architecture (PIC (8) Supported 12) 1 by Using RISK processor (Reduced instruction Set. computer) M. o hos PPc. 805 ) PIcus also a 8 bit 1.8051 is a sbit processor processor 2) 4 kbytes of RAM. 2) 128 by to of RAM 3) 2 MB of program 3) 64 kbytes of program memory 137 19 11 memore

- 4) Two Timers in 8051
- 5) One Serial post
- 6) 32 Plo pins
- 1) 8051 is not having inbuilted ADC.
- 4) 4 Timers in P. Bc. 29
- 5) One Serial poit
- 6) 33 Popins
- ) PIC is having inbuilty

Architecture of PIC-18 MécroController



Data Memory is Variable memory and program memory is having inbuilt program dumper. Data Memory and program Memory are two Sep Onchip memories.

The capacity of prog

3 parts au present in microprocessor unit 1) Acu (Arithmetics logical unit)

2) Registers (To perform ALU registers are Used

5) Control Unit


Arithmetic and logical Unit is Used to perform all Arithmetic and logical Operations Using register WREG is nothing but Accumulator. It is a destinate register. It holds the data result temporarily WREG (Working register). It performs read and write Operations (It is 8 bit) Status Status vegister is nothing but flags. It Shows the result of ALV. It is an & bit vegister. Carryflag - If the result is generating Carry it is Set 0-No Carry Digit Carry - Nothing but Ausilary Carry Hag The 4th bit Send a Carry to the 5th bit. It is generally present in Multiplication and division Operations. 1 - Result o 0 - Result not Zero Overflow flag + Itwill appear in Muland more than 8 bits 8x8=64. Negative flagt result Negative = 1 positive = 0

Instruction decorder It is Used to decode 16 bit instructions Control unit It is Used to Control Read and Write Operations Kegesters This austypes of Register Used in PIc micro Control 1 Bank Select registers (4 bit) 2. Pile Select register (5 bit) 3. program Counter (21 bit) Program Counter: ) It counts the total no of lines of program. 2) It is interlinked with interrupted 3) It also Connects with memory 4) This program Counter is Used to hold program memory addresses. 5) but in 18051 we have DPTR as program. Counter. which is 16 bit OPTL and DPTH 6) In PIc it is divided into 3 register. PCU(5bit) 2) PCH(8)bit 3) PCL(8bit) By default Pcinavailable for Starting address of anylocation. Bank Velect Registers Bank Register au Used to Select file register file register are used to hold the program code


It is a 4bib special function register Used in direct addressing data memory.

File registers are Used to Select indirect data memory Bank registers are Used to Select direct data memory whole memory is divided to banks.

Banks are divided into 16 banks.



Each bank holds 256 bytes: Out of these banks Only One bank is active at a time. Out of these 16 banks the data memory is having a memory Space for Unused purpose ite Fooh to F5Fh It holds the data temporarily.



CPU registers of PIC 18 Description Name lop of Stack (Upper) ) Tosu Top of Stack (Higher) TOSH Top of Stack (Lower) TOSL Stackpointer STKPTR PCLATU. Upper program Counter latch .6) PCLATH Higher program Counter Latch 7) PCL Program counter lower byte 8) TBLPTRU lable pointer upper byte Table pointer Higher byte High program counter atch 9) TBLPTRH Table pointer lower byte 10). TBLPTR WTABLAT Table latch. 12) PRODH High product registes. Low product register. 13) PRODL 14) INTON Interrupt Control register. 13) IN TOON 2 Interrupt Control registers 16] INTCON 3 Interupt Control registers. Indirect file register pointer INDFO. post-in crement pointero (to 8) POSTINCO post-decrement pointero. 19) POSTDECO (to GPR) CHOST CAR

pre increment pointer o (to GPR's 20) PREINCO Add WREG to FSRO File Select register Zero high byte. 2) PLUSWO 22) FSROH File Select register zerolow byte 23) FSROL Working register, 24) WREG Induct tile register pointo. 25) INDFI post increment pointer-1(togas) ·26) POSTINC post decrement pointers (to GDA) 27) POST, DEC 1 pre increment pointer! (to GP) pre increment pointer [ ( to GPR) 28)PREINCI File Selectregister, high byte 29) FSR12H File Select register l'Ioner byte 30)FSRIL Bank Select register in Alice 31) BSR Indirect file register pointer 2 32) INDF2 post increment pointer-2 (to GPIS) 33) POSTINCZ post decrement pointer 2 (to GPR 34) POSTDEC 2 PREINCA pre increment pointe i (togpri Add WREG to FSR2 PAP PLUSWA file Welect register à higher by 37) PSR2H Status register. 38) STATUS File Select registers lower by FSRZL 39)

No ports.	of PIC-18 Mic	ro Control le	Nugdmo		
Oinc 1	18pin	aspin	Hopin	edbi n	uidog
ohip!	PIC 18 F1220	P148 F2220	PICIEF458	PICI8F6652H	Picis F8525
Port A	X	×	. x	X	*
PortB	X	X	X	. X.	X
Portc.	/ /	X	X	X	-
Porto	1 1 A L R 1 1 S L	19 24 TORONS	X	X	X
PortE			X	- With	X
port F:	The said of	12.1.1.1.1	34 - 13	X	X
portg					X
PortH			and the	X	X
DOV 2	0.0000000000000000000000000000000000000	Ca va	1 1 1	1.X	X
portJ		Fr. St.		<b>/</b> X/	DELL
port k	-	2174	1 1 1 1 1 1 1 1 1	X	X
Porti				i i i	X
		1 1	7 2 2 3 4	1 chi	X
	gram of PIC 1	40 - RB		TO K	
	RAO_2	39 - RB			
	2A2 4	38 - RI			
	A3 5	37 - RE			
	2A4 6 PICISFY				
	PICISF		BI	6	la
	2 E6 8	100	30		
	E2-10	32 VD	n i	J (1 J Krait	
'	Van II	31+ V	SS	toy of "	(9)
Attacher to a	Vsg 12.	Z to the second	D) De		IJ.
	LKL 13 LK 14	28 RE	)5		¥.4
	co 15	27 RD 26 RC	A CONTRACTOR OF THE CONTRACTOR		
, R	201-16 Ca-17	25 RC	6		
P	2C3-18 Do 19	as Roy		(4)	
P	01-20	24 P	0_		

to the Selected number of PIC Exampler PIC 18F448 | 58 family Consist 53 pins tor reseaved 5 posts (post A port B port c ports and porte) · It is not necessary to have all & ports pins are 8 pins 2 Here the post A is assigned 7 pins and port B,C,D au spin and port E is having 3 pins. Out of these posts has 3 Special functions segreta associated with it. Those are Called port x; TRISX, latches LATX. Port x TRISX CATX PortA TRISA LATA LATB PortB TRISB TRISC LATC Portc LATD TRISD Port D. LATE TRISE PortE Porta Here Port A is Copped RAO-RAT and it is Used for Plope This post is enabling by Using Tristate A register Logico If the registeries If post A returnal
Ones it acts as input otherwise it acts as Output.

RotB RB1 for Using these pins as both input & RB0-RB1 for Using these pins as both input & Output by enabling bits of tristatos register. If this bregister returns all one it acts as i/p otherwise o/p.