

MICROPROCESSOR AND MICROCONTROLLER

III BTECH II SEM

ELECTRICAL AND ELECTRONICS ENGINEERING

R20

(JNTUK)



**VSM COLLEGE OF ENGINEERING
RAMACHANDRAPURAM,
ANDHRA PRADESH
533255**



JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY KAKINADA

KAKINADA-533003, Andhra Pradesh, India

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

III Year – II SEMESTER	L	T	P	C
	3	0	0	3
MICROPROCESSORS AND MICROCONTROLLERS				

Preamble:

Microprocessor and Microcontroller have become important building blocks in digital electronics design. It is important for student to understand the architecture of a microprocessor and its interfacing with various modules. 8086 microprocessor architecture, programming, and interfacing is dealt in detail in this course. Interfacing, PIC, architecture, programming in C.

Course objectives:

- To understand the organization and architecture of Microprocessor
- To understand addressing modes to access memory
- To understand 8051 micro controller architecture
- To understand the programming principles for 8086 and 8051
- To understand the interfacing of Microprocessor with I/O as well as other devices
- To understand how to develop cyber physical systems

UNIT - I

Introduction to Microprocessor Architecture

Introduction and evolution of Microprocessors – Architecture of 8086 – Memory Organization of 8086 – Register Organization of 8086– Introduction to 80286 - 80386 - 80486 and Pentium (brief description about architectural advancements only).

UNIT - II

Minimum and Maximum Mode Operations

Instruction sets of 8086 - Addressing modes – Assembler directives - General bus operation of 8086 – Minimum and Maximum mode operations of 8086 – 8086 Control signal interfacing – Read and write cycle timing diagrams.

UNIT - III

Microprocessors I/O interfacing

8255 PPI– Architecture of 8255–Modes of operation– Interfacing I/O devices to 8086 using 8255– Interfacing A to D converters– Interfacing D to A converters– Stepper motor interfacing– Static memory interfacing with 8086.

Architecture and interfacing of 8251 USART – Architecture and interfacing of DMA controller (8257).

UNIT - IV

8051 Microcontroller

Overview of 8051 Microcontroller – Architecture– Memory Organization – Register set – I/O ports and Interrupts – Timers and Counters – Serial Communication – Interfacing of peripherals- Instruction set.

UNIT - V

PIC Architecture

Block diagram of basic PIC 18 micro controller – registers I/O ports – Programming in C for PIC: Data types - I/O programming - logical operations - data conversion.



JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY KAKINADA
KAKINADA–533003, Andhra Pradesh, India
DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Course Outcomes:

After the completion of the course the student should be able to:

- Know the concepts of the Microprocessor capability in general and explore the evaluation of microprocessors.
- Analyse the instruction sets - addressing modes - minimum and maximum modes operations of 8086 Microprocessors
- Analyse the Microcontroller and interfacing capability
- Describe the architecture and interfacing of 8051 controller
- Know the concepts of PIC micro controller and its programming.

Text Books:

1. Ray and Burchandi - “Advanced Microprocessors and Interfacing” - Tata McGraw–Hill - 3rd edition - 2006.
2. Kenneth J Ayala - “The 8051 Microcontroller Architecture - Programming and Applications” - Thomson Publishers - 2nd Edition.
3. PIC Microcontroller and Embedded Systems using Assembly and C for PIC 18 - -Muhammad Ali Mazidi - RolindD.Mckinay - Danny causey -Pearson Publisher 21st Impression.

Reference Books:

1. Microprocessors and Interfacing - Douglas V Hall - Mc–Graw Hill - 2nd Edition.
2. R.S. Kaler - “A Text book of Microprocessors and Micro Controllers” - I.K. International Publishing House Pvt. Ltd.
3. Ajay V. Deshmukh - “Microcontrollers – Theory and Applications” - Tata McGraw–Hill Companies –2005.
4. Ajit Pal - “Microcontrollers – Principles and Applications” - PHI Learning Pvt Ltd - 2011.

**UNIT 1. INTRODUCTION TO MICROPROCESSOR
ARCHITECTURE**

UNIT 2. MINIMUM AND MAXIMUM MODE OPERATION

Unit+1

IC Stands for Integrated Circuit fabricated by using active and passive Semiconductor materials.

Types of IC's

Initially IC's are two types

1. Linear IC's → It is static in nature.

2. Digital IC's → The Digital IC is programmable in nature.


Example of Digital IC is Microprocessor

Example of linear IC is BC-547 (Transistor)

Micro Introduction to Microprocessor

A Microprocessor is a programmable Semiconductor Single chip. It acts like a CPU. Microprocessor is fabricated by using millions of gates includes resistors, capacitors and transistors. It is the heart of the micro Computer.

Block diagram of microprocessor:



Important features of Microprocessor

1. Low Cost - Because of Ic technology the cost is low
2. Low power - Due to the Usage of Metal Oxide Semiconductor its power is low
3. Highly reliable - Because of Semiconductor it takes less time for Switching
4. High Speed - Due to the technology microprocessor executes millions of instruction per Second.

Working Generally microprocessor carries digital data to and from the input to output. All functions of microprocessor are work together in Serial Order.

- 1) fetches the data from the memory, decodes the and executes the instruction.


Digital data 4 types 1. Binary data 2. ASCII data 3. Signed number 4. Unsigned number

Evolution of Microprocessor:

Parameter	Data bits	Address bits	year of Introducing
1. IN4004	4	8	1971
2. IN8080	8	16	1974
3. IN8085	8	16	1977
4. IN8086 father of Microprocessor family	16	20	1978

5. IN 80286	32	24	1983
6. IN 80386	32	4gb	1986.
7. IN 80486 → System on chip → with coprocessor of IN 80387 along with IN 80386	64	4gb (5MHz)	1989.
8. pentium	64 bits	6x 4gb (100MHz)	1993
9. pentium pro	64	64 gb (100MHz)	1995
10. pentium II	64	64gb ^{450M} (1.5 Hz)	1997.
11. pentium III	64	64gb (1GHz)	1998
12. pentium IV	64	64gb (1.5GHz)	2000.

8086 INTERNAL BLOCK DIAGRAM



BIU - Bus interfacing Unit holds and transfers the data

EU - Execution Unit → data is decoded by execution unit

ES - Extra Segment

CS - Code Segment

SS - Stack Segment

DS - Data Segment

IP - Instruction pointer

1. The instruction Queue prefetch instruction to speed up the operation.

It follows FIFO fashion.

Generals

BIU Used for transferring data between memory to Input Output and Input Output device to memory.

A → Accumulator → Initialization. The result temporarily hold in Accumulator.

B → Base register - Addressing base Value

C → Count register - loop Operation.

D → Data register - for string Operation.

SP → Stack pointer

BP → Base pointer

SI → Source Index Register.

DI → Destination Index Register.

A → Address bus

C → control bus

Segment registers are used for writing a program.

Working of 8086

Microprocessor is Very much essential in Computer.

And IT (Integrated Technology)

Designed by HMOS technology, It was introduced in 1978.

The microprocessor having important features like instruction queue store 6 bytes of instructions at a time to Speed Up the Operation. It follows FIFO fashion.

→ It is designed by 20 bit address lines 16 bits data lines and 1MB of memory

→ 8086 Comes in different Version 8 based on the

Operating frequencies.

8086 → 5 MHz

8086(2) → 8 MHz

8086(1) → 10 MHz. (commercial)

→ This is used in military purpose, Industrial purpose, and Commercial purpose.

→ 8086 is having additional clock generator

→ Initially microprocessor. increases number of instructions per second, because of Bus interfacing unit and Execution Unit.

This architecture is also called as pipeline architecture

Bus Interfacing Unit

→ Bus interfacing unit is an interface between user and the execution. Its responsibility is to transfer data.

→ Bus interfacing unit consists of two modules.

1. Segment registers.

2. Instruction queue.

Segment registers are used to hold temporary code and data. The capacity of each segment register is 64 KB.

There are 4 Segment registers

SS - Stack Segment

ES - Extra Segment

CS - Code Segment

DS - Data Segment

They are used to hold program code and

Each Segment register Specially designed with 64kbit memory ($4 \times 64 = 256 \text{ kb}$) for temporarily Code and data. Instruction pointer is Used to addresses the Stored instructions in Order.

Execution Unit

It is Used to execution of program Code along with data.

There are some important parts work together to perform ALU Operations.

ALU

Arithmetic and logical Unit performs addition, Subtraction, multiplication, division. and also perform logical operations and shift and rotate.

The program code is executed by Using registers.

1. e Special purpose registers.


2) pointer registers 2) Index registers

General purpose registers (AX, BX, CX, DX)

Finally the execution result is held into a flag register.

Flag: flag is a Status of result i.e. result of any program.

Flags are the 16 bit registers having 9 individual flags to give a Status.



CF → Carry flag
 PF → Parity flag
 AF → Auxiliary carry flag
 ZF → Zero flag
 SF → Sign flag
 TF → Trap or Trace flag
 IF → Interrupt flag
 DF → Directional flag
 OF → Overflow flag

Status flags
 Control flags
 Status flags

DF Sets Value of 1 when the data shifts from left to right; otherwise it sets 0.

If $IF = 1$ interrupt is enable → enters to program.
 = 0 otherwise →

TF → Single Step flag → observes each and every instruction.

If $TF = 1$ Single Step execution
 = 0 otherwise.

It is

CF, CF = 1 Carry generates - Carry flag

PF = Parity flag even parity, odd parity

AF = If any ^{5th} bit is present after adding two 4 bit is known as Auxiliary Carry Flag.

ZF = Zero flag

Signed flag - Signed - MSB is 1

Unsigned - MSB is 0


Register Organisation of 8086.

The registers are used for writing a program and to hold the data temporarily.


8086 registers are classified into 4 types

1. General purpose register
2. Special purpose register
3. Segment registers
4. Flag registers


1) General purpose registers




2) Segment registers



3) Special purpose registers



4)



AX - Accumulator (16 bit)

again divided into AL and AH

AL - lower byte AH - Higher byte

BX - Base register

To perform any ALU operation it requires a base register

CX - Count register - loop operation

DX - Data register - String

→ Segment registers hold the program code and data.
 Each SR have 64 kb of memory part of 1 MB memory of 8086 to speedup the operation.

SS - Stack } String Operation
 ES - Extra }

→ CS - holds Only program Code
 DS - Data.

→ SP, BP used to increase the length of operation located at top of the stack.


SI, DI, IP is used to pointing or addressing instruction in instruction queue and memory


→ SI, DI is used for performing input output operation

Memory Organisation of 8086

The memory size of 8086 is 1 MB. It is divided into two parts i.e. ^{512 kB} odd memory 512 kB of even memory.

Each memory location stores 8 bits data.





In the above fig the 1 MB of memory is logically divided into 4 parts nothing but Segments

Each Segment Occupies 64 kb of memory for temporarily holding program code and data

To address a memory location within a specific segment you need to know start of the segment

CS starts with 30000H and ends with 3FFFFH

DS starts with 6C500H and ends with 7C4FFH

SS starts with BC000H and ends with C4FFFH

ES starts with E0000H and ends with EFFFFH

The start of the segment address is called as effective address or offset address

Calculation of physical address

8086 is having 20 bit physical address so it can direct or store 16 bit data anywhere in the 1 MB memory.

The generation of 20 bit physical address consist of base address or effective address

Base address:- The starting and ending memory location of the segment registers is called base address.

Offset address:- Displacement of the segment register addresses of a register in a segment called offset address.

Example

Segment	offset
CS	IP
SS	BP, SP
DS	SI, DI, DX
ES	SI, DI, DX

Calculate 20 bit physical address of 8086 where the Code Segment CS = 2500H and IP = 3140H

$$PA = \text{seg} \times 16 + \text{offset address}$$

$$\begin{aligned} PA &= CS + 0 + IP \\ &= 2500 + 0 + IP \\ &= 25000 + 3140 \end{aligned}$$

$$PA = 28140$$

Calculate physical address of 16 bit processor by having Stack Segment 3FFF and base pointer is 1200.

$$PA = \text{Stack Segment} \times 16 + \text{offset address}$$

$$= SS \times 16 + SP, BP$$

$$= 3FFF + 1200$$

$$= 31110 + 1200$$

$$= 32310$$

31110

1200


32310

physical memory Organisation of 8086.


The memory of 8086 is 1MB is calculated by using 20bit address line ($2^{20} \approx 1\text{MB}$). Here 1MB of memory is divided into two types

1) 512KB - odd memory

512KB - even memory as shown in below fig



physical memory Organisation.




$\overline{\text{BHE}}$ of 8086 Interfacing Even and odd memory
 $\overline{\text{BHE}}$ Bus high enable

$\overline{\text{BHE}}$	A_0	
0	0	- Both
0	1	- odd
1	0	- even
1	1	- No one

Pin diagram of 8086

8086 is time multiplexed hardware device available in 40 pin DIP (Dual in package) 40p



8086 performs two modes of Operation.

Min Mode →

Max Mode →

Pin 1, 20, 40 (Vcc, ground) Vcc-I/p Ground-O/p

For The power Supply is required for the activation of IC. It requires +5V. The ground terminal always initiates with 0. It bypass any noisy signals.

→ AD₀ → AD₁₅ (from pin: 2 to 16, 39) these are multiplexed data and address signal used to hold the data for transmission (Input Output signals).

→ These signals are used to provide interfacing memory to I/O and I/O to memory for fetching the data.

→ AD16/S3 to AD19/S6 These Signals are Output and time multiplexed. During first clock cycle ALE contains addresses lines separates from the Status lines.

→ S3 and S4 indicates the Segment registers being used for 20 bit physical address.

S3	S4	Segment register
0	0	ES - Extra Segment
0	1	SS - Stack Segment
1	0	CS - Code Segment
1	1	DS - Data Segment

→ AD18/S5 - It indicates Current interrupt flag. Interrupt - execution pointer.

→ AD19/S6 - No Operation.

→ NMI - Non maskable interrupt } inputs to
INTR - Interrupt request } Microprocessor

NMI, INTR are interrupt signals.

→ clock - To Synchronise microprocessor Operation.

→ BHE/S7 (Bus high enable) External 5MHz frequency - 8086
 15MHz 8284

It is an Output and time multiplexed signals. During first clock cycle BHE is separated. During 2nd clock cycle S7 is set as high. BHE separates address bits and data bits.

→ MN/Mx (pin 33)

When it is in MN mode it performs internal operation.
 MN → Single processor operation
 Mx → Multiprocessor operation

8087 is the Coprocessor to 8086:

when 8086 is in Maximum (MX) mode the 8087 gets linked with 8086.

\overline{RD} (pin 32)

for Read Operation. (fetches the data from i/p)

Min mode Signals

\overline{INTA} (Interrupt Acknowledgement)
(active low signal)

\overline{ALE} (Addresses latch enable) (pin 26)

pin 26: (Data enable) \overline{DEN}

Active low signal. - when the input is zero.

If data is present the signal is high.

This signal is used to active the data for transmission

pin 27 DT/\overline{R} (

It is multiplex data transmitter and receiver

It is like pin 33.

$DT/\overline{R} = 1$ transmitter

$DT/\overline{R} = 0$ receiver

pin 28 M/\overline{IO}

M - Memory

IO - Input Output

If the signal is 0 it fetches the instruction from IO

If the signal is 1 it fetches the instruction from memory

Memory / Input device Output device.

It Selects memory or IO operation.

WR (Write)

This signal is used to indicate the value of data to write or read after completion of program.

Pin: 13 (HLDA), (HOLD)

Hold Acknowledgement - HLDA

These are Supporting devices.

ALE is connected with BHE


Latches acts as a buffer (i/p is equal to o/p)

In flip flop (o/p will change)

Qs0 and Qs1

This signals are used to indicate the status of instruction queue during the clock cycle:

Maximum mode Operation



Qs0	Qs1	Qs0	Operation
0	0	0	No Operation
0	1	0	first byte of an op code from the queue
1	0	0	Empty the Queue
1	1	0	Subset byte from the queue

IO/IO

These are called Status Signals to generate bus timing and control signals

$\overline{S_0}$	$\overline{S_1}$	$\overline{S_2}$	Status
0	0	0	Interrupt Acknowledgement
0	0	1	Read I/O port
0	1	0	Right, write I/O port
0	1	1	Halt
1	0	0	Cache Access
1	0	1	Read I/O memory
1	1	0	Write memory
1	1	1	Inactive

Lock:

It is an Output Signal activated by lock prefix instruction given by 8086.

\overline{RQ} ($\overline{GT_0}$, \overline{RQ} / $\overline{GT_1}$)


Bus request / Bus grant

General bus Operation of 8086


8086 have 3 buses i.e Address bus, Data bus and Control bus.

Initially the 8086 always supports multiplexed addresses and data signal for read and write operation. But peripheral devices not necessary

To carry multiplex addresses and data always so the addresses and data signals are demultiplexed by using latches and transceiver



Interfacing of 8086 with latches and transceivers





Example + Timing diagram of Minimum mode 8086

To Synchronise 8086 Operation (Min and Max mode) with Outside devices the processor having 5MHz of clock frequency. The whole freq is divided into 5 cycles called Timing Cycles i.e. T_1, T_2, T_3, T_w, T_4 .


T_w = wait State.

In five clock Cycles the first clock Cycle Separates the addresses and remaining for the data and Status Signals.







Memory read in Maximum mode of 8086



I/O read in minimum mode



Memory write in minimum mode



Addressing modes of 8086.

Every instruction of a program has to operate on a data. The method of specifying data to be operated by an instruction called addressing mode.

There are 12 addressing modes. can be classified into 5 groups.

- 1) Register addressing
 - 2) Immediate addressing
 - 3) Direct addressing
 - 4) Register indirect addressing
 - 5) Based addressing
 - 6) Indexed addressing
 - 7) Based Index addressing
 - 8) String addressing
 - 9) Direct I/O port addressing
 - 10) Indirect I/O port addressing
 - 11) Relative addressing modes
 - 12) Implied addressing modes
- group 1: (1, 2, 3)
group 2: (4, 5, 6, 7, 8)
group 3: (9, 10)
group 4: (11)
group 5: (12)

1) Register addressing

In this mode the data is specified in a register. the specified data is moving between register to register.

Example MOV AX, BX
AND AX, BX
ADD AX, BX

2) Immediate addressing mode

In this the 8 bit or 16 bit data is specified as part of the instruction

Ex: MOV AX, 0015

3) Direct addressing mode

In Direct addressing mode the 16 bit or 8 bit will be specified in the instruction with effective address.

Ex: MOV ^{SI} ~~AX~~, [0010]H
MOV AL, [08]H

4) Register indirect addressing mode

In register indirect addressing mode the name of the register holds effective addresses will be specified in the instruction

Ex: MOV AX, (SI)H
MOV AL, (DH)H

5) Base Addressing mode

The instruction specifies data in base registers (BX, BP) that is moved to another register

MOV SI, BP

LEA DX, BX

MOV BX, AL

Index Addressing mode

The data is operated between index register to another register.

Exampler.

```
MOV SI, BP
LEA DX, SI
MOV [DI], AL
```

Base Index Addressing mode:-

In this addressing mode the instruction specifies operand in base and index register to another register

```
MOV AX, [BX+SI]
```

String addressing mode

In this addressing mode the operand is specified in opcode directly

```
Ext MOVSB
MOVSW
REP
CMP
```

Direct Input/Output port addressing mode or fixed I/O

1. Input addressing mode
2. Output port addressing mode

In this addressing mode instruction specifies the address and the port number

```
For Input IN AL, 40H
```

```
Out PORT, AX
```


Indirect I/O port addressing mode (Variable I/O)

In this addressing mode port is available in register DX before executing Input/output Operations

```
IN AL, [DX]
out DX, AX
```

Relative addressing mode

In this addressing mode the instruction Specifies Operand in Source register with constant displacement to another register.

Example

```
LEA DX, [SI] 08H
```


Implied addressing mode

In this addressing mode instruction is predefined.


Ex MUL BX, AAA, DAA, AAM

In this mode the register are used for specifying Operands but this registers are predefined.


Minimum mode configuration of 8086



Interfacing of 8086 (Min mode)



Draw the Maximum mode Configuration. of 8086.



\overline{MRDC} → Memory read.

\overline{IORC} → Memory write

\overline{IOWO} → I/O read

\overline{MRDC} → Memory read

\overline{MWTC} → Memory write

\overline{IORC} → I/O read


\overline{IOWO} → I/O write.

\overline{AMWC} → Advanced memory write

\overline{AIOWC} → Advanced I/O write.

\overline{INTA} → Interrupt Acknowledgement.

Maximum mode Configuration of 8086



Control Signal Interfacing of 8086

The 8086 is a 40 pin microprocessor having 40 available pins to interface external world easily

The 40 pin signals divided into various groups based on their function. One of the signal group is called Control signals.

MN/MX: It is an input signal to 8086. It performs single mode of operation in minimum mode. If the signal is set by 1, it is in min mode. It performs multiple mode of operation in max mode. If the signal is set by 0, it is in max mode.

BHE/S₁: It is an Output Signal. If it is Set 0, it shows availability of buses, if it is 1, inactive.

DEP: It is a Output Signal. This Signal is Used for Data transmitting and receiving

INTR: It is a input Signal. It is active high when it is logic 1. It interrupts the Signal.

Xclock: It is an input Signal. It is Used for the Synchronisation of data

NMI: It is an input Signal. when it is logic 1, it interrupts the Signal

INTA: It is an Output Signal. It is Used for interrupt Acknowledgement. Active low Signal.

HOLD: It is an input Signal. It will hold the information

HLDA: Holding information is given.

LOCK: It is an Output Signal. It performs predefined Operation

DT/R: It Controls the data direction.

ALE: It is Used to first Separate the Address Signal and data Signals.

RQ/GT₁: Request and grant Signals

Advanced microprocessor 80286

80286 is advanced Version of 8086 microprocessor and is designed for multibuses and multitasking.

It has memory management Unit. (16 mega bytes physical memory and 1 GB Virtual memory)

It has two modes of memory Operation

i.e) Real mode

2) protected mode

It is ~~see~~ designed by ~~see~~ SoC technology (System on chip)

80386

It is an enhanced version of 80286 and also include MMU is enhanced to provide memory page

It also includes 32 bit enhanced registers and 32 bit addresses and data buses.

The memory size is 4 gigabytes.

The register set up 80386 contains extended (32 bit) versions of registers like EAX, EBX, ECX, EDX, EBP, ESP, EDI, ESI, EIP, EFlags

80386 increases the accessing time and reducing the speed of memory.

80486

It is an improved version of 80386 that contains 8k bytes of cache memory and 80387 arithmetic coprocessor, it executes many instructions in one clocking period.

80486 executes a few new instructions that controls the internal cache memory.

A new feature found in 80486 is BIST (Built in Self Test)

In 80486 additional test registers are added to allow the cache memory to be tested.

New Cache registers

- 1) Cache data
- 2) Cache States
- 3) Cache Control

Pentium

Pentium is a family of 32 and 64 bit microprocessor chip from intel.

Present pentium chips are widely used CPU's in the world for general purpose computing.

The first pentium chip was introduced in 1993 as the successor to the 80486.

It uses 64 bit internal bus with 4Gb memory.

It is the 4th generation microprocessor.

UNIT 3- MICROPROCESSOR I/O INTERFACING


Unit III

Interfacing of 8086

Parallel peripheral Interface 8255

8255 is input output interfacing device Or PPI.

It acts as a mediator between CPU to external world



Features of 8255

- 1) It is a 40 pin device.
- 2) It contains four ports A, B, C upper port C lower port A - PA7-PA0
port C upper - PC7-PC4
port C lower = PC3-PC0
port B - PB7-PB0

3. In this ports one port acts as a control port i.e port c
PC3-PC0 and PC7-PC4

4. The 24 I/O lines divided into two groups
i.e Group A and Group B

Group A Controls the 12 I/O Signals i.e
8 lines of group A and 4 lines of Group A port c
Upper.

Similarly Group B also Controls the 12 I/O Signals

8255 Operating On two modes
i.e BSR (Bit Set/Reset mode)


I/O mode

I/O mode have again 3 modes

- mode 0 mode 1 mode 2
- mode 0 called as Simple I/O mode.
- mode 1 called as Hand Shaking mode
- mode 2 called as Bidirectional mode.

A ₀	A ₁	parameter
0	0	port A
0	1	port B
1	0	port C
1	1	Control logic

Pin diagram of 8255



Pin number

Description

D₀-D₇ (27-34)

Bidirectional data lines

V_{cc} (26)

V_{cc} +5V Supply (Input)

GND (7)

It is a Output pin. It is Used to measure the Signal.

A₀, A₁ (8, 9)

port Selection.

\overline{RD} (5)

Read, It is an input Signal to 8255

\overline{WR} (36)

Write

\overline{CS}

chip Selection. The Signal is Coming from the decoder.

RESET

Reinitialising the data.

PA₇-PA₄ (37-40)

Bidirectional 8 I/O lines


PB₀-PB₇ (18-25)

8 Bidirectional I/O line

PC₀-PC₇ (10-17)


8 portc I/O line

Modes of 8255
classification of 8255 mode




BSR mode +

In BSR mode Only port C is Used for Data Transferring




Calculate the port Value of BSR mode in 8255 where the input Signal is Connected to PC6.




CR = 0D


The micro processor of 8086 generates data from SRAM to a monitor through ports of 4th line.



Control Register CR = 08H
I/O mode




Calculate the Control mode register of 8255 when port A Handshaking acts as an input in mode 1 and port B Output in mode 0 and port C is input.



- D6 - Input port C lower
- D1 - Input port B
- D2 - mode 1
- D3 - port C Upper (Output)
- D4 - port A Output
- D6, D5 = Undefined.
- D7 - I/O

Mode 0 Configuration




In mode 0 8255 can access any one of the port (port A or B or C) for simple input output operation.

Mode 1 Configuration of 8255 Used for data transferring between I/O devices through 8086.


In this configuration the data is accessed by using port A or port B with handshaking signal.

Mode 1 Input Configuration

In mode 1 Input Configuration 8255 allows port A or port B for data transfer and port C is used for controlling the data transfer.



8255 mode 1 Configuration



Formation of Status word for mode 1 input Operation.
Status register.

STBA - Strobe Signal

This signal is generated by external I/O devices, indicating the availability of data.



IBFA

Input buffer full. This signal shows that the buffer is ^{full}.

INTRA

Interrupt request signal.

Mode 1 Output Configuration.




Format of Status word for mode 1 Output Operation.


Mode 2 Configuration

In this mode bidirectional data transfer by using port A that means transmitted and received data in same lines.

Here port A can be used for data transferring and 5 bits of port C used for handshaking.



Input Output interfacing of 8255 with 8086




\bar{CS} = chip Selection.

A_1	A_0	Operation
0	0	port A
0	1	port B
1	0	port C
1	1	No operation.


A_0 input is connected to A_1 of 8086 where A_1 is input is connected to A_2 of 8086. A_0 of 8086 is not used for any purpose.

from 8086 system bus

Stepper motor interfacing of 8086.



Static memory interfacing



Converters

Converter converts One form of energy into another form

Examples, transducers

Converters are two types

In microprocessor technology converters are 2 types

1. Analog-Digital Converter
2. Digital-Analog Converter

Analog Signal:

A signal changes w.r.t time changes is called Analog signal

Digital Signal:-

A signal represented in binary form is called as Digital signal.


1) Analog-Digital Converter is further divided into three types.

1. Successive approximation - cheap converter
2. Flash (or) parallel - fastest digital converter Ext. Appln - costliest
3. Binary counter
4. Balance modulator


2) Digital-Analog Converter is further divided into three types but two are important

- 1) Resistive network (or) weighted resistor
- 2) R/2R Ladder Network

10 Interfacing of Analog-Digital Converter



Latches for 12-bit D/A converter



8255 is having two ports
Latches for the Output
Buffers for the input


8257 DMA (Direct memory access) Self microprocessor

- 1) DMA acts as a artificial processor
- 2) DMA means Direct memory access is introduce to Speed up the data transfer b/w CPU and peripherals
- 3) Normally in a programmed I/O data transfer an interrupting driven happen by CPU. (without CPU the data will not be transfered b/w peripheral to peripheral)
- 4) This Situation is Solved by using DMA Controller. to enable data transfer b/w peripheral devices and memory without involvement of Microprocessor.

Block diagram of 8257.

Single processor - 8257

Multiprocessor - 8237.



Pin diagram of 8257

<u>IOR</u>	1	40	AT
<u>IOW</u>	2	39	A6
<u>MEMR</u>	3	38	A5
<u>MEMW</u>	4	37	A4
<u>HARK</u>	5	36	TC
<u>READY</u>	6	35	A3
<u>H LDA</u>	7	34	A2
<u>ADSTB</u>	8	33	A1
<u>AEN</u>	9	8257 32	A0
<u>HRG</u>	10	31	Vcc
<u>CS</u>	11	30	D6
<u>CLK</u>	12	29	D1
<u>RESET</u>	13	28	D2
<u>DACK2</u>	14	27	D3
<u>DACK3</u>	15	26	D4
<u>DRQ3</u>	16	25	<u>DACK0</u>
<u>DRQ2</u>	17	24	<u>DACK1</u>
<u>DRQ1</u>	18	23	D5
<u>DRQ0</u>	19	22	D6
<u>GND</u>	20	21	D7

8257 Supports 3 types of data transfer i.e

1. Single bit transfer
2. Double bit transfer
3. Demand bit transfer.

DMA Controller is Used to provide an interfacing Memory to I/O. it also Supports I/O to I/O.

DMA is Self programmable IC

The 8257 have different functional blocks named

1. Data bus buffer
2. Read and Write logic
3. Control logic Modese register
4. Address register
5. Priority resolver.

D0-D7 bidirectional data Used for Read and write operation b/w Memory to I/O and I/O memory.

I/O Read, I/O Write Memory Write Memory Read performs Read and Write operations b/w Memory ~~and~~ to I/O and I/O memory

CLK Signal is Used to Synchronises the DMA Operation.

DMA Operates in 3 modes

1. ~~Ideal State~~

2. DMA State

1. Ideal mode → DMA is not performed

2. Slave mode → It is taking Conditions from microprocessor

3. Master mode → DMA Controller takes the decision

RESET reinitialises the Condition to 0

A₀, A₁, A₂, A₃ address Signal.

These address Signals are Used to Select channels for data transfer

A ₃	A ₂	A ₁	A ₀	channels
0	0	0	0	CH-0 address register
0	0	0	1	CH-0 Control register
0	0	1	0	CH-1 address register
0	0	1	1	CH-1 Control register
0	1	0	0	CH-2 address register
0	1	0	1	CH-2 Control register
0	1	1	0	CH-3 address register
0	1	1	1	CH-3 Control register
1	0	0	0	Control-Status register

Memory is Connected to A₄, A₅, A₆, A₇
Ready Signal will provide information about whether the DMA Controller is ready to Send the Signal.

Address Strobe ADSTB

This Output from 8257 Used to latch 8 bit data from I/O to memory device.

Memory read Memory write

Memory read Used to read the data from I/O to Memory.

HRS (Hold Request)

TC - Terminal Count

MARK - It is a pointer decides the Starting and ending of data.

DRQO


Registers of 8257

There are 2 registers Supported by 8257 Controller is

1) Control Word register

2) Status word register

Control Word Register



FORMAT OF CWR

B₀ - B₃ Bit 0 to Bit 3 Used for enabling, ^{or disabling} the channels.

Bit - 4 (ERP)

Enable Rotating priority

If the bit is 0 fixed priority if it is 1 automatic priority


EEW - Enable extended write

ETCS - Enable Terminal Count Stop

EAL - Enable Auto load

If the bit is 1, it performs repeated operation

Status word Register



Update flag

FORMAT OF SWR

B₀ - B₃ - These 4 bits are used to indicate status of terminal count of corresponding channel.

B₄ - Update flag

0 - Reset

1 - Auto reload.

Programmable Interrupt Controller 8259

8259 is an interrupt controller used to call or divert or switch microprocessor to user application. PIC generates hardware software interrupt control signals for subroutine programs.

Without interrupt controller the buses will not share bus signals for multi tasking.


Interrupt is nothing but a task driver to executes multiple tasks in Sequence.

There are 2 types of interrupts namely hardware interrupts and Software interrupt.


- 1) Maskable :- It diverts processor for subprogram.
- 2) Non maskable execution permanently.
- 3) Non maskable for a time it executes the sub program and continue the main program.

Software interrupts


There are total 256 Software interrupts associated with 256 kB FFFF.




API - Application Specified Interrupt



Architecture of 8259



Pin diagram of 8259



8259 can be divided into 8 functional blocks.
Bidirectional data buffer:

Read and Write logic:

It controls the data transfer.

$\overline{A0}$:

It is an input signal to 8259 to enable the address signal.

\overline{cs} :

chip selection.

cascaded buffer of Comparator:

This block provides interfacing b/w one 8259 to another 8259 (or) master 8259 to slave 8259 to expand the interrupts.

Control logic block:

Controls the timing and activities of other blocks.

IRR Interrupt request register.

This block accepts 8 interrupts from external devices.

PR Priority resolver.

It determines the priorities of active interrupt and decides which interrupt should be service and when.

There are different priority schemes which can be selected by software.


1. fixed priority $IR_0 - IR_7$
2. ISR - Service register.

This register keeps track of which interrupt is being serviced currently

IMR Interrupt mask register

This register is used to mask or disable the interrupt request.

⊗ Interfacing of 8259



Priority modes of 8259

8259 get many modes to determine the priority of interrupts. These are controlled by software control. The priority of interrupts can be changed dynamically.

fully Nested mode (or) Default mode

In this mode the highest priority is said by IR₀ and IR₇ has lowest priority.

2) Specific rotation mode
In this mode the priority is assigned to lowest priority and then its interrupts takes in Cyclic mannce.

UNIT 4-8051 MICROCONTROLLER

Unit IV

MicroControllers 8051

Introduction of 8051 micro controller

MicroController - Micro Controller is a single purpose programmable Semiconductor IC. It includes microprocessor, IO ports, timers, counters, interrupts, memory fabricated into a single chip.

It is happened because of VLSI technology.
(Very large Scale Integration technology)

Micro Controllers are available from 4 bit to 32 bit

Ex - 8051 - 8 bit micro Controller

PIC - 16 bit micro Controller etc.

Important features of micro Controller (8051)

1) Clock speed is 11.059 MHz to 20 MHz

2. It is having two general purpose registers name A & B

A - Accumulator register

B - Base register

and also have special registers. They are

R₀, R₁, R₂, R₃, R₄, R₅, R₆, R₇

The father of micro Controller is 8051 or 8031

It holds 8 bit CPU (8085)

It has 8 bit stack pointer, 16 bit data pointer

It supports two 16 bit timers (T₀ and T₁)

It has 4 IO ports. They are

port 0

port 1

port 2

port 3

It also includes power controller register of 8 bits

It has two external interrupts. They are

i) NMI

ii) INTR three internal

10. It has two external interrupts. They are

1) I call - long call (It permanently stop the program)

2) S call - short call

3) return

11) In micro controller inbuilt memory

128 bytes of internal RAM

4 KB of internal ROM


12) It has 8-bit program status bar.

It is operated in full duplex mode

i.e All ports are bidirectional mode

It has 8 bit data lines and 6 Address lines

functional block diagram of 8051



→ 8051 is the hardware architecture means separated memory for program code and data.

→ In this, CPU is nothing but microprocessor. It holds the instructions.

Interrupt Control

→ It is used for the execution of the program.

INTR, NMI.

→ A part of 8259 is inbuilt in 8051 microcontroller.

→ Timers and Counters are used to speed up the operation or to synchronise the operation.

→ Here the timers are 16 bit timers.

→ Again the timers are divided into lower and upper.

Special function registers

These registers are used to hold the data temporarily and direct the data from various locations to the buses.

Buses are 3 types

1. Address bus

2. Data bus

3. Control bus

Bus is an interfacing channel to transfer the data.

Here the communication is serial and hence it is full duplex.


The 8051 supports 10 registers.

A, B, R₀-R₇

A - Accumulator

B - Base

R₀-R₇



→ R₀ - R₇ is the programmable registers

→ Accumulator and base registers are Special purpose registers.

→ 32 bytes of memory banks

→ 16 bytes of memory for addressing purpose.

→ 80 bytes of memory for Special programming purpose.

→ 8051 has 4KB of ROM.

Serial port

It performs ~~Serial port~~ Operates two types of Communication.

1. Serial Communication - (Serial port)

2. Parallel Communication - (I/O port)

Serial port

It is Used to increase the Speed of Operation with various baudrate.

TXD - Transmitter.

RxD - Receiver.

I/O ports


It is ~~bi~~ bidirectional Input Output data ports

Here I/O ports are 4 ports

- 1) Port 0 - P_{0.0} - P_{0.7}.
- 2) Port 1 - P_{1.0} - P_{1.7}
- 3) Port 2 - P_{2.0} - P_{2.7}
- 4) Port 3 - P_{3.0} - P_{3.7}.

Each port is 8 bit bidirectional port.

Pin diagram of 8051



8051 is available in 40 pin. dual in line package.

Each port is 8 bit port

Pin 1 to Pin 8. P_{1.0} to P_{1.7} (bidirectional port) Sign

These 8 lines are used by port 1 of I/O purposes

Pin 9 Reset - Reinitialisation of micro Controller - (Input)

Input to 8051

Pin 10 11, 12, 13, 14, 15, 16, 17 - P3.0 - P3.7.

These are multiplexed I/O with special functions
Used by port 3 of 8051

Pin 10 RXD - Receiver.

Pin 11 TXD - Transmitter. } Serial Communication

Pin 12: $\overline{INT0}$, $\overline{INT1}$ These both are external interrupters given by the user.

TO, TI These two timers are used to set the time and also to increase the speed.

Pin 16, 17 \overline{RD} , \overline{WR} (Reading and Writing data)

XTAL1 Pin 18. Crystal Oscillator (Quartz)

Pin 20 Ground.

Pin 21-28 Port 2. P2.0 - P2.7.

This port is used only for addresses purposes ~~the data~~

Pin 29 \overline{PSEN} (Program Strobe enable)

This pin is used to enable external program

Pin 30 ALE (Address latch enable)

To separate address signal with the data.

Pin 31 (\overline{EA} /VPP) $\overline{EA}=0$.

Enable - EA This signal is used to select the ROM addresses $\overline{EA}=1$ (for EPROM)

P₀ to P_{0.7} (Pin 32-39)


Multiplex addresses and data lines.

V_{CC} - Pin 40

This pin is Connected to the positive terminal of power supply.



Architecture of 8051



Driver It is a programmable driver interface
Used to provide interface b/w User to the System

Modelling Structures

- 1) Hardware - Microcontroller.
- 2) Wanneman.

The Capacitor bypasses the extra current to the ground. It acts as a protector.

The Oscillator O/p. is always Sine wave

PCON - Power Controller - To stabilize different Voltage rating.

SCON - Serial Controller Used to control Serial data

TMOD, TCON, T2CON are timer Controllers.

for timing and Counting purposes.

LE - latch Enable.

differences between microprocessor and microcontroller

Micro processor

- 1) Microprocessor is a programmable Semi Conductor device Controls a data flow from input devices to Output through CPU (Microprocessor) by fetching, decoding and executing the data from memory.

- 2) Executed results is shown by flags in 8086

Micro controller

- 1) Micro Controller is a programmable Semi Conductor Controller. It executes fetched data in a memory and send Output to external devices.

- 2) The executed result is shown by PSW in 8051

3) The microprocessor is having 1 MB of memory

4) The microprocessor is having 5 MHz of clock frequency

5) Separated registers for program. AX, BX, CX, DX, SI, DI, SP, BP, IP, ES, DS, SS, CS, flags

6) Microprocessor is a single chip it is having number of instructions

7) It is a general purpose device

3) 8051 is having 128 kb of RAM and 4 kb of ROM

4) The microcontroller is having ≈ 12 MHz of clock frequency

5) In 8051 registers are A, B, R0-R7

6) Microcontroller is a single chip having no of inbuilt peripheral device

7) It is a special purpose device.

Register Set of 8051


Register is a space used to store the data temporarily. There are two types of register set in 8051

- 1) General purpose registers
- 2) Special purpose register

1) General purpose register

It is also called register banks. The size of general purpose register is 32 memory locations of internal RAM.

divided into 4 banks i.e bank0 bank1 bank2 bank3
shown in below:



(Memory location 00 - 1FH)

In the fig the 8 registers in each bank referred as R_7-R_0 can be active at a given point time.

These registers can be used for data storage and data movements temporarily.

Instructions using these registers will be faster than instructions using another memory locations.

Special function registers

There are 21 special function registers like in the range 80H - FFH of internal RAM.

Name	Address in Hexa	Function
A	E0	Accumulator
B	F0	Arithmetic Or base register Or Math register

DPL	82	Data pointer lower
DPH	83	Data pointer higher
IE	A8	Interrupt enable control
IP	B8	Interrupt priority control (PFIPO fashion)

Interrupt Enable controls program enabling and disabling after system reset or power ON.

Generally 8051 supports three internal interrupts i.e. SCALL (short call)

LCALL (long call) - Permanently stop the program.

ACALL (Absolute call)


RETI (Return Interrupt)

P ₀ (Port 0)	80	Port 0
P ₁ (Port 1)	90	Port 1
P ₂ (Port 2)	A0	Port 2
P ₃ (Port 3)	B0	Port 3
Pc (Program Counter)	-	Program Counter
PCON	87	Power Controller
PSW	D0	Program Status Word (Flag)
SBUF	99	Serial port data buffer
SCON	98	Serial Controller
SP	81	Stack pointer
TCON	88	Timer Or Counter Control
TMOD	89	Timer mode Or Counter mode Control
TH0	8C	Timer Zero high byte
TH1	8D	Timer One high byte

TLO	8A	Timer Zero lower byte
TL1	8B	Timer One lower byte

PSW (Program Status word)



It shows the status of 8051 after the operation of ALU.




Memory Organisation of 8051

- 8051 has inbuilt memory.
- Memory is used for storing program code and variable data.
- It contains two inbuilt memory
 - 128 bytes of internal RAM
 - 4 kb of internal ROM also
- 64 kbytes of external data and memory - SRAM
- 60 kbytes of internal program memory - EPROM


Internal RAM Organisation



a) EA PIN OF 8051 Connected to logic High.



b) EA Pin of 8051 Connected to logic High



c) EA Pin of 8051 Connected to logic Low

Program Memory Organisation

Bit addressable Section Used for read and Write through
20H-7FH for read and Write without disturbing
remaining bits

This bits are available for user purpose

30H-7FH memory holds Special function registers
for read and Write Operation.

Program Memory

Pin 31 \overline{EA}/VPP (External Access)

If $\overline{EA}=1$ (It Selects internal ROM)

$\overline{EA}=0$ (It

External RAM)

64 kbytes of external data memory.

Here the 64 kilobytes of memory Used for Variable
external data purpose.

The range is $0000_H - FFFF_H$

This memory can be accessed through instruction
MOVX and DPTR.


I/O ports of 8051

There are 4 I/O ports in 8051

port0, port1, port2, port3.

port0 is a bidirectional I/O port Used for input
Output Operations and also holds addresses and
datalines.

There are 8 addresses and datalines ($P0.0 - P0.7$)



- Latch is a register which performs logical operations
- Latch is independent of the clock signal.
- It is the reverse of flipflop.

D	Q	\bar{Q}
0	0	1
1	1	0

Case iii) In bidirectional mode:
 if Control logic = 1 It transfers address
 if Control logic = 0 the data signal will come out

- Control logic is nothing but a gate to control FETs
- Vcc is to control the load.

Port 0 performs 3 operations
 It is configured as Input, Output and bidirectional.

1) Input (Port 0 as I/P)

Case 1: D = 1, Q = 1, \bar{Q} = 0

Then $Q_1 = \text{OFF}$, $Q_2 = \text{OFF}$. Pin = high impedance state
 At this time we can write the data or read the data.

It means Output is in high impedance state

Case 12 $D=0$ $Q_1=0$ $\bar{Q}_1=1$

Q_2 is in ON state Q_1 is OFF state

Logic low returns to the 0-latch

This will effectively ground the pin

Hence a logical low Output is achieved by writing low at input.


To float the O/p a external pull ups are required for configuration port as bidirectional a Control logic Circuit Comes to the Operation and controls the Q_1 transistor.

A Control logic allows a logic high at the gate of the Q_1 transistor, Q_1 Comes to the ON and Q_2 is OFF.

This provides a logic high Output.

To get a logic low a transistor are changed from Q_1 -OFF, Q_2 -ON. (External pull up registers are used to drive the data in Ports)

Port 1 (Quasi bidirectional port)




It is used to maintain stability
It acts as an isolator.


I/O ports of 8051

- Port 0 \leftrightarrow true bidirectional.
- Port 1 \leftrightarrow quasi bidirectional / Simple bidirectional
- Port 2 \leftrightarrow Simple bidirectional Simple I/O
- Port 3 \leftrightarrow Special function port

Port 2



Port 3



Timers and Counters

8051 has is used for multipurpose programming So the 8051 is require timers and Counter

Timer

Timer is used to Set internal clock period to an Operation

Counter

Counter is used to Set number of external Counts given by the external clock

8051 has a two 16 bit timers namely


1. Timer 0 $\left\{ \begin{array}{l} TL_0 - 8 \text{ bit} \\ TH_0 - 8 \text{ bit} \end{array} \right.$

2. Timer 1

$\left\{ \begin{array}{l} TL_1 \\ TH_1 \end{array} \right.$
(8 bit) (8 bit)

TCON, TMOD is a Special register, to Control the Timer Operation.

Timer Controller



→ TCON is reserved for Controlling timer bits and timer flags.

→ In the format Lower Nibble Controls timer interrupts (level trigger and edge trigger interrupts of 0 and 1 timers.


→ D0 - IT0 - external interrupt 0 $\left\{ \begin{array}{l} \text{edge timer.} \\ \text{If } D_0 = 1 \text{ edge trigger} \\ \text{If } D_0 = 0 \text{ level trigger} \end{array} \right.$

→ D1 - IE0 - external interrupt 0 edge flag $\left\{ \begin{array}{l} D_1 = 1 \text{ flag detected} \\ D_1 = 0 \text{ flag disabled} \end{array} \right.$

→ D2 - IT1 - external interrupt 1 $\left\{ \begin{array}{l} \text{edge timer.} \\ \text{If } D_2 = 1 \text{ edge} \\ \text{If } D_2 = 0 \text{ level} \end{array} \right.$

→ D3 - IE1 - external interrupt 1 edge flag $\left\{ \begin{array}{l} \text{flag detected } D_3 = 1 \\ D_3 = 0 \text{ flag disabled} \end{array} \right.$

TMOD



M ₁	M ₀	Mode	Description
0	0	0	Timer/Counter (13-bit)
0	1	1	16-bit timer/counter
1	0	2	8-bit autoreload timer/counter
1	1	3	Two Separate 8-bit Counter for timer-0. Timer 1 Stops

TCON

D₄ - TR₀ - Timer Run in. Timer 0 Run.

If D₄ = 1 Timer Run enable

D₄ = 0 Timer Run disable.

D₅ - TF₀ - Timer 0 Over flow

If D₅ = 1 Timer Over flow enable

D₅ = 0 Time Over flow disable.

D₆ - TR₁ - Timer 1 Run

D₆ = 1 enable

D₆ = 0 disable.

D₇ - TF₁ - Timer 1 Over flow

D₇ = 1 enable.

D₇ = 0 disable.

TMOD

M_0 and M_1 are mode Selection bits

C/\overline{T} = Counter/Timer

$1/\overline{T} = 1/0 = \text{Counter (external Operation)}$

$0/\overline{0} = 0/1 = \text{Timer (for internal Operation)}$

Gate It will act as an interface gate. The gate will be Open when the Operation is done.

Modes of Timers

There are 4 modes in Timers and Counters

1) mode 0 (13-bit)

2) mode 1 (16-bit)


3) mode 2 (8-bit autoreload)

4) mode 3 (Seperate 8-bit)


Mode 0:




Mode 1:



Mode 2 & 3 drawback = Overflow



Mode 3



Interrupts of 8051

Interrupt is an event driven element used to execute a CPU tasks.

Interrupts are of 2 types.

1. Software Interrupts
2. Hardware Interrupts

- ↓
- 1) INT0
 - 2) INT1

There are actually 6 interrupts in 8051 (included reset)

1. RESET: It reinitialises the entire program Setup. The & it interlinked to the all the segments of Controller
2. Timer Interrupts

There are 2 Timer interrupts

2. Timer-0

3. Timer-1

There are 2 External interrupts

4. INT-0

5. INT-1

Serial port interrupt


8051 Supports Serial and parallel Communication.

but in 8086 - Serial Communication

with the help of 8255 - parallel Communication

UART - Data transmission (At present)

Universal Asynchronous Receiver and Transmitter



To enable or disable interrupts in 8051 a special functions registers of IE and IP is used

IE - Interrupt enable

IP - Interrupt priority.

Interrupt Enable Register (IE)

D7	D6	D5	D4	D3	D2	D1	D0
EA	-	ET2	ES	ET1	EX1	ET0	EX0

- D0 - EX0 - Enable external Interrupt 0
1 - enable
0 - disable
- D1 - ET0 - External Interrupt 0 Over flow
1 - Over flow enable
0 - Over flow disable
- D2 - EX1 - External Interrupt 1
1 - enable
0 - disable
- D3 - ET1 - External Interrupt 1 Over flow
1 - Over flow enable
0 - disable
- D4 - ES - External Serial port
- D5 - ET2 - External Timer-2 Over flow
This is not used in 8051. This is for future purpose.
- D6 - Don't Care
- D7 - EA - Enable Interrupt Enable. (Enables all the interrupts)
1 - Enable
0 - disable

Interrupt priority Register (IP)

D7	D6	D5	D4	D3	D2	D1	D0
-	-	PT2	PS	PT1	PX1	PT0	PX0

- D0 - PX0 - Priority External Interrupt 0
1 - enable
0 - disable
- PT0 - Priority Timer 0 Over flow
1 - Over flow enable
0 - disable

PXI = Priority External Interrupt 1

1 - enable

0 - disable.

PT₁ - Priority Timer 1 Overflow

1 - enable

0 - disable.

PS - Priority Serial port

PT₂ - Priority External Timer 2 Overflow

Not Used in 8051.

Serial Communication of 8051

For Serial Communication of 8051 supports 3 special function registers

1) SBUF 2) SCON 3) PCON.

SBUF (Serial buffer)

It is a simple 8 bit register used to transmit and receive data. It acts as an Accumulator.

SCON : (Serial Controller)

D7	D6	D5	D4	D3	D2	D1	D0
SM0	SM1	SM2	REN	TB8	RB8	TI	RI

D₀ - RI - Receiver

D₁ - TI - Transmitter

D₀ - 1 - Receiver mode enable

0 - disable

D₁ - 1 - Transmitter enable

0 - disable.

RB - 8 - Receiver bit 8

TB8 - Transmitter bit 8

D4 - REN - Return.

D5 - SM2 - Serial Mode 2 (Multi Controllers On a same board)

SM1 - Serial Mode 1

SM0 - Serial Mode 0.

<u>SM1</u>	<u>SM0</u>	<u>Mode</u>	<u>Description</u>
0	0	- Serial Mode 0	shift operation.
0	1	- Mode 1	8-bit UART
1	0	- Mode 2	9-bit UART
1	1	- Mode 3	9-bit UART with programmable baudrate (speed of data transmission)

PCON. (Power Controller)

D7	D6	D5	D4	D3	D2	D1	D0
SMOD	X	X	X	GF1	GF0	PD	IDL

D0 - IDL - Idle - 1
Running - 0

D1 - PD - Power down mode -

This bit is set (05) enter to power down. otherwise it is set to 0

D2 - GF0 - General purpose flag 0

D3 - GF1 - General purpose flag 1 (user purpose)

D5, D4, D6 (Undefined)

D7 - Serial mode (SMOD) D7 - 1

D7 - 0 - parallel mode

UNIT 5- PIC ARCHITECTURE

11/3/20
PIC

Unit 5
PIC Micro Controller

PIC-peripheral Interface Controller
It is advanced micro Controller than 8051

Micro Controller

<u>8051</u>	<u>PIC</u>	ARM.
RAM, ROM, EPROM.	EEPROM, FLASH ROM, UVROMS. (8bit)	(Advanced Risk Machines) UVROM (128 bit)

1) PIC is an advanced 8 bit micro Controller given by Microchip technology Corporation in 1989.

2) PIC Combines a Small amount of data RAM Onchip ROM few I/O ports and One timer on a Single chip.

3) There are 5 major 8-bit micro Controller

1) MOTOROLA - 6811 (US)

2) INTEL - 8051 (US)

3) XILLOG - Z8 - (China)

4) ATMEL - AVR (US)

5) MICRO CHIPS - PIC. (US)

There are 6 different generations of 8 bit PIC introduced by MICRO CHIP Over the last few years.

8086 is not having inbuilt peripherals

1) PIC-12xxx	8 pin	12 bit instruction format
2) PIC-14xxx	28 pin	14 bit instruction format
3) PIC-16C5X	18-28 pin	12 bit
4) PIC-16CXX	28-40 pin	14 bit
5) PIC-17XXX	8-40 pin	16 bit
6) PIC-18XXX	18-80 pin	16 bit

PIC 18 is advanced 8 bit micro Controller comprises 4kbytes of RAM and 2MB ROM USART (Universal Synchronous Asynchronous) ^{Receiver Transmitter} watched dog timer ^{bus} IC (integrated circuit), SPI (Serial peripheral Interface) CAN (Computer Aided network), pulse width modulation, LPO (Lower power Operation mode) 4-8 bit timers, 1-Serial port, ADC (Analog-Digital Converter) Analog Comparator, flash memory, EPROM, EEPROM, SRAM

- 1) PIC is having inbuilt ADC but 8051 is not having inbuilt ADC.
- 2) SPI, I^2C , ADC are buses reading and writing data from master to slave. (buses for communication).
- 3) Microprocessor is inbuilt in 8051 as it holds only instructions.
- 4) Microprocessor is known as master as it holds the instructions.
- 5) Slaves are 8255, Serial port, RAM, ROM, Timers etc in 8051


- b) SPI interfaces the data and transfers the data in Serial (bit by bit transmission)
- 7) I²C is a true bidirectional interfacing device (Serial)
- 8) CAN is used to control the master devices of the system.
- 9) Watchdog timer is a hardware timer in that timer the timer module is designed by a counter (ctrl+Alt+del) the signal is going to connect watch dog timer. This timer is used to solve the hang up condition of the device.
- 9) USART - Synchronous and Asynchronous way of communication
- 10) flash memory is used to protect the program code. This protected memory is known as catch memory.
- 11) It is hardware architecture (PIC 18) supported
- 12) by using RISC processor (Reduced Instruction Set Computer)

8051	PIC
<ol style="list-style-type: none"> 1) 8051 is a 8 bit processor 2) 128 bytes of RAM 3) 64 kbytes of program memory 	<ol style="list-style-type: none"> 1) PIC is also a 8 bit processor 2) 4 kbytes of RAM. 3) 2 MB of program memory

- 4) Two Timers in 8051
- 5) One Serial port
- 6) 32 I/O pins
- 7) 8051 is not having inbuilt ADC.

- 4) 4 Timers in PIC
- 5) One Serial port
- 6) 33 I/O pins
- 7) PIC is having inbuilt ADC.

Architecture of PIC-18 Microcontroller




Data Memory is Variable memory, and program memory is having inbuilt program dumper. Data Memory and program Memory are two Sep Onchip memories.

The Capacity of prog

- 3 parts are present in microprocessor unit
- 1) ALU (Arithmetic & logical Unit)
 - 2) Registers. (To perform ALU registers are used)
 - 3) Control Unit

Arithmetic and logical Unit is Used to perform all Arithmetic and logical Operations Using register. WREG is nothing but Accumulator. It is a destination register. It holds the data result temporarily. WREG (Working register). It performs read and Write Operations. (It is 8 bit)

Status: Status register is nothing but flags. It shows the result of ALU. It is an 8 bit register.



Carry flag - If the result is generating carry, it is Set 1
 1 - Carry
 0 - No Carry

Digit Carry - Nothing but Auxiliary Carry flag.
 The 4th bit Send a Carry to the 5th bit.
 It is generally present in Multiplication and division Operations.

Zero flag = 1 - Result 0
 0 - Result not Zero

Overflow flag + It will appear in Mul and div. more than 8 bits. $8 \times 8 = 64$.

Negative flag + result Negative = 1
 Positive = 0

Instruction decoder

It is used to decode 16 bit instructions

Control Unit

It is used to control Read and Write Operations

Registers

There are 3 types of registers used in PIC microcontroller.

1. Bank Select register (4 bit)

2. File Select register (5 bit)

3. Program Counter (21 bit)

Program Counter:

- 1) It counts the total no of lines of program.
- 2) It is interlinked with interrupter.
- 3) It also connects with memory.
- 4) This program counter is used to hold program memory addresses.
- 5) but in 8051 we have DPTR as program counter which is 16 bit (DPL and DPH).
- 6) In PIC it is divided into 3 registers.

1) PCU (5 bit) 2) PCH (8 bit) 3) PCL (8 bit)

By default PCL is available for starting address of any location.

Bank Select Register

Bank registers are used to select file register. File registers are used to hold the program code.

It is a 4bit special function register Used in direct addressing data memory.

File registers are Used to Select Indirect data memory

Bank registers are Used to Select direct data memory

Whole memory is divided to banks.

Banks are divided into 16 banks





Fig Data Memory Map for PIC 18

Each bank holds 256 bytes. Out of these banks Only One bank is active at a time.

Out of these 16 banks the data memory is having a memory space for Unused purpose i.e F00h to F5Fh. It holds the data temporarily.



Fig+ PIC18 Memory Organisation
 The stack is used to hold the temporarily. Here the program memory contains 31 stack addresses which is to hold the return address for subroutine program.

CPU registers of PIC 18

<u>Name</u>	<u>Description</u>
1) TOSU	Top of Stack (Upper)
2) TOSH	Top of Stack (Higher)
3) TOSL	Top of Stack (Lower)
4) STKPTR	Stack pointer
5) PCLATU	Upper program Counter latch
6) PCLATH	Higher program Counter latch
7) PCL	Program counter lower byte
8) TBLPTRU	Table pointer upper byte
9) TBLPTRH	Table pointer Higher byte High program counter latch
10) TBLPTRL	Table pointer lower byte
11) TABLAT	Table latch.
12) PRODH	High product register.
13) PRODL	Low product register.
14) INTCON	Interrupt Control register.
15) INTCON2	Interrupt Control register 2.
16) INTCON3	Interrupt Control register 3.
17) INDF0	Indirect file register pointer
18) POSTINC0	post-increment pointer 0 (to GPR's)
19) POSTDEC0	post-decrement pointer 0 (to GPR's)

20) PREINCO

pre increment pointer 0 (to GPR's)

21) PLUSW0

Add WREG to FSR0

File Select register zero high byte

22) FSR0H

File Select register zero low byte

23) FSROL

Working register

24) WREG

Indirect file register pointer-1

25) INDF1

post increment pointer -1 (to GPR's)

26) POSTINC1

post decrement pointer-1 (to GPR's)

27) POSTDEC1

pre increment pointer-1 (to GPR's)

28) PREINC1

pre increment pointer 1 (to GPR's)

29) FSR1H

File Select register 1 high byte

30) FSR1L

File Select register 1 lower byte

31) BSR

Bank Select register

32) INDF2

Indirect file register pointer 2

33) POSTINC2

post increment pointer-2 (to GPR's)

34) POSTDEC2

post decrement pointer 2 (to GPR's)

35) PREINC2

pre increment pointer 1 (to GPR's)

36) PLUSW2

Add WREG to FSR2

37) FSR2H

File Select register 2 higher byte

38) STATUS

Status register


39) FSR2L

File Select register 2 lower byte

I/O ports of PIC-18 Micro Controller

Pins chip	Micro boards				
	18 pin PIC18F1220	28 pin PIC18F2220	40 pin PIC18F458	64 pin PIC18F6652H	80 pin PIC18F8525
Port A	X	X	X	X	X
Port B	X	X	X	X	X
Port C		X	X	X	X
Port D			X	X	X
Port E			X		X
port F				X	X
port G				X	X
port H				X	X
port I				X	X
port J				X	X
port K				X	X
port L					X

Pin diagram of PIC 18



The no of I/O ports in PIC 18 family varies according to the selected number of PIC.

Example PIC 18F448/58 family consist 53 pins for reserved 5 ports (port A port B port C port D and port E)

It is not necessary to have all 5 ports pins are 8 pins

Here the port A is assigned 7 pins and port B, C, D are 8 pins and port E is having 3 pins.

Out of these ports has 3 special functions registers associated with it. Those are called port X;

TRISX, Latches LATX.

<u>Port x</u>	<u>TRISx</u>	<u>LATx</u>
Port A	TRISA	LATA
Port B	TRISB	LATB
Port C	TRISC	LATC
Port D	TRISD	LATD
Port E	TRISE	LATE

Port A

Here Port A is coded RA0-RA7 and it is used for I/O.

This port is enabling by using Tristate A register. Logic 0 If the register is 1 If port A returns all ones it acts as input otherwise it acts as Output.

Port B

RB0-RB7 for using these pins as both input & output by enabling bits of tri-state register. If this register returns all ones it acts as i/p. otherwise o/p.

etc